Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Why don?t we use just one NMOS or PMOS transistor as a
transmission gate?

Answer Posted / @nks

Because we can't get full voltage swing with only NMOS or
PMOS ... we have to use both of them together for that purpose.

Is This Answer Correct ?    29 Yes 3 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Write a VLSI program that implements a toll booth controller?

4025


Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1718


what is a sequential circuit?

1247


Explain various adders and difference between them?

1267


Differences between IRSIM and SPICE?

5481


What types of CMOS memories have you designed? What were their size? Speed?

4703


You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

1621


How logical gates are controlled by boolean logic?

1117


What is the main function of metastability in vsdl?

1115


What are the different gates where boolean logic are applicable?

1131


What are the steps required to solve setup and hold violations in vlsi?

1138


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1649


Mention what are the different gates where Boolean logic are applicable?

1189


What is Body Effect?

2568


In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?

1056