Why don?t we use just one NMOS or PMOS transistor as a
transmission gate?
- 2 Answers
- 14876 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / @nks
Because we can't get full voltage swing with only NMOS or
PMOS ... we have to use both of them together for that purpose.
| Is This Answer Correct ? | 29 Yes | 3 No |
Post New Answer View All Answers
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
How to improve these parameters? (Cascode topology, use long channel transistors)
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Explain depletion region.
What is Noise Margin? Explain the procedure to determine Noise Margin?
What happens if we delay the enabling of Clock signal?
What are the different gates where boolean logic are applicable?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
What are the steps involved in designing an optimal pad ring?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What transistor level design tools are you proficient with? What types of designs were they used on?
why is the number of gate inputs to CMOS gates usually limited to four?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
How can you model a SRAM at RTL Level?
