Interested to Buy Any Domain ? << Click Here >> for more details...
Explain the difference between write through and write back
cache.
- 2 Answers
- 19002 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / me
Write Through. After writing in cache memory, main memory is
updated too inmediatly to mantain reliability
Write Back After writing in cache memory a flag bit called
dirty bit is set. When this value need to be replaced that
bit is check, if it is set then the value is taken to main
memory
| Is This Answer Correct ? | 46 Yes | 11 No |
Post New Answer View All Answers
How do you size NMOS and PMOS transistors to increase the threshold voltage?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Explain the three regions of operation of a mosfet.
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
Give the cross-sectional diagram of the cmos.
Explain the Charge Sharing problem while sampling data from a Bus?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What transistor level design tools are you proficient with? What types of designs were they used on?
Explain how Verilog is different to normal programming language?
Explain Basic Stuff related to Perl?
If not into production, how far did you follow the design and why did not you see it into production?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
Explain how binary number can give a signal or convert into a digital signal?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
