Explain the difference between write through and write back
cache.
- 2 Answers
- 18171 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / me
Write Through. After writing in cache memory, main memory is
updated too inmediatly to mantain reliability
Write Back After writing in cache memory a flag bit called
dirty bit is set. When this value need to be replaced that
bit is check, if it is set then the value is taken to main
memory
| Is This Answer Correct ? | 46 Yes | 11 No |
Post New Answer View All Answers
6-T XOR gate?
How binary number can give a signal or convert into a digital signal?
Are you familiar with the term snooping?
What is threshold voltage?
Explain what is the depletion region?
Explain what is scr (silicon controlled rectifier)?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Explain the operation of a 6T-SRAM cell?
Explain the Charge Sharing problem while sampling data from a Bus?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
what is the difference between the TTL chips and CMOS chips?
Give the cross-sectional diagram of the cmos.
Design an 8 is to 3 encoder using 4 is to encoder?
