Give the expression for CMOS switching power dissipation?
Answer Posted / arpan
P=CL * Vdd^2 * f
CL= Load capacitance
VDD = Supply Voltage
f= Switching frequency
During high to low transition the load
capacitance is discharged and during low to high transition
the load capacitance is charged.
| Is This Answer Correct ? | 7 Yes | 0 No |
Post New Answer View All Answers
What happens if we delay the enabling of Clock signal?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
what are three regions of operation of MOSFET and how are they used?
Explain what is multiplexer?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Why does the present vlsi circuits use mosfets instead of bjts?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
Implement a 2 I/P and gate using Tran gates?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
How can you construct both PMOS and NMOS on a single substrate?
Differences between IRSIM and SPICE?
Draw a 6-T SRAM Cell and explain the Read and Write operations