Answer / sivakumar

we know that when j=k=1 in a jk flip flop then output is
the complement of the previous output i.e if j=k=1 and Y=0
then after the clock pulse y becomes 1.
but if the propagation delay of the gates is much lesser
than the pulse duration then during the same pulse at first
y becomes 0 and after another propagation delay y becomes 1
and so on.
thus within the same pulse duration due to very small
propagation delays output oscillates back and forth between
0 and 1. this condition is called race around condition and
at the end of the pulse the output is uncertain.

Answer / ekta

we know that when j=k=1 in a jk flip flop then output is
the complement of the previous output i.e if j=k=1 and Y=0
then after the clock pulse y becomes 1.
but if the propagation delay of the gates is much lesser
than the pulse duration then during the same pulse at first
y becomes 0 and after another propagation delay y becomes 1
and so on.
thus within the same pulse duration due to very small
propagation delays output oscillates back and forth between
0 and 1. this condition is called race around condition and
at the end of the pulse the output is uncertain.

Answer / shinz

in a level triggered JK flipflop, if J=K=1 and if the pulse width of the clock is very much greater than propagation delay, then the output will toggle more than one time.this condition is known as race around condition

Answer / shikha chauhan

The condition S=R=1 is not allowed in SR flip-flop, this is
eliminated by JK flip flop by using feedback connection
from output to input of gate 1 and 2 because of the
feedback connection Q(Q')at the i/p to K(J). The i/p will
change during clk pulse CP=1, if the o/p changes the state.

Answer / jenson

in a race around condition the output depends onthe
relative operating speed of 2 or more components.

Answer / yogesh

in jk flip flop race around problem will accur when both
the inputs are high.
it can be prevented by using
master slave jk flip flop.

Answer / manilal

O\P change more than once 4 specfc i\p then it is said to be race around condition .j=1,k=1 ,nd clok-1 o\p togles or flipflop wil confusing whch flipflop wil enable or not so flip flop race around or competitive against one another that is due to o\p togles depndng up on prevous state

Answer / praveen kishor

Drawback in jk flip flop is Race arround condition which is eliminated in D flip flop is called Race arround condition.

Answer / bineesh p babu

In J-K Flip flop, The clock time is higher than the output toggling time then for J=1 & K=1 , the output will be changed irrelevant of our input. This condition is known as Race around condition.

Answer / neha

when both the inputs are in low condition in JK flip this condition is called race around condition

which remote subscriber provide voice communication?

0 Answers  

draw the interface diagram of 8085 microprocessor having input ports at 23H, 2FH, EFH, and output ports at 44H, 2FH, EFH, and FFH using NAND gates only.

0 Answers  

what is thermal tracking

0 Answers  

Can we send a digital signal into the air with out modulation? if NO or YES, please give me a answer.

1 Answers  

What the diffrence between distortion,interferance,noise&error

1 Answers   ABC,

duplex system means

6 Answers   Assurgent,

what is CT?wat r the uses of CT?

4 Answers  

Which of the two semiconductor materials si or ge has larger conductivity at room temperature? Why?

0 Answers  

the two inputs to and gate are 4V and 5V.if threshold voltage is 0.5V.then what is output of and gate?if input voltage is reduced to 0.52V each,then what will be output?

2 Answers   Intel,

can we tap digital signals?

1 Answers   Accenture,

why the cut in voltage of the LED is higher then diode? WHAt is the reason of not using the LED in the rectifier circuit

2 Answers  

1) is external oscillator XTAL1 &XTAL2 connection must needed ? 2) shall we proceed without oscillator for simple logialoutput

0 Answers   Jayam Engineering Works,