what is race around condition
Answer Posted / shikha chauhan
The condition S=R=1 is not allowed in SR flip-flop, this is
eliminated by JK flip flop by using feedback connection
from output to input of gate 1 and 2 because of the
feedback connection Q(Q')at the i/p to K(J). The i/p will
change during clk pulse CP=1, if the o/p changes the state.
| Is This Answer Correct ? | 11 Yes | 11 No |
Post New Answer View All Answers
Define what is engineering?
Explain which oscillator is best for general purpose?
Define peak inverse voltage?
importance of defining tg or tf in selecting master and slave bts's?
Write the total description of Ultra Commissioning.
what do u mean by Abis interface between bts and bsc
what is resistive diode?
What is interfacing?
What the types of breaking systems in circuit breakers? Why we use CT with fuse in series trip circuit breaker(HT), though we don't use fuse normally in CT output?
Hi, I am an Telceom engineer,I know about LSL,HSL links between various Network Elements. Can anyone explain me about F link in telceom. Regards, Sanchit Bhardwaj
What is the simplest way to maintain the "power factor" of any system? if you have many methods specify all!
How many channels are there in 2mb pulse code modulation?
Explain the application of using flyback converter.
Explain the approximate cost of the following corrosion monitoring systems. Smart pebbles eci-1(embedded corrosion instrument) monitoring cables time domain reflectometry &corrosion penetration monitoring system(cpmp)?
Why silicon and germanium are the two widely used semiconductor materials?