Answer Posted / ekta

we know that when j=k=1 in a jk flip flop then output is
the complement of the previous output i.e if j=k=1 and Y=0
then after the clock pulse y becomes 1.
but if the propagation delay of the gates is much lesser
than the pulse duration then during the same pulse at first
y becomes 0 and after another propagation delay y becomes 1
and so on.
thus within the same pulse duration due to very small
propagation delays output oscillates back and forth between
0 and 1. this condition is called race around condition and
at the end of the pulse the output is uncertain.

define drain resistance

1052

---

In the case of baseband signaling, the received waveforms are already in a pulse-like form. Why then, is a demodulator (receiving filter) needed to recover the pulse waveform?

2569

---

why to study at university of new haven ?

2457

---

what happens to delay if we include a resistance at the output of a cmos circuit.expalin it clearly

1754

---

Wats da diff b/w ithernet communication and profibus communication?

2077

---

What do you mean by Splitter?

1911

---

Define circuit turn off time

1153

---

The represent number 35 in binary, number of bits required are?

1115

---

Explain what are the advantages of using a voltage follower amplifier?

1133

---

can a machine with a single DNS name have multiple IP address?how could this occur.

2217

---

i want to get rrb solved paper of s.e. & j.e.. on my mail mraj.meena@gmail.com

2055

---

What is natural commutation?

1111

---

What is the protocol in PLC

2561

---

Sir, I wish to appear for the written test in the year 2009. But i have no syllabus on the basis of that the exam was held. So if you kindly give me the syllabus,it's easy for me to be prepared. I have already registered through online,and that no is 10857

1976

---

How to measure 4-20 mA in the live Ckt. r when the equipment is working ( example VFD, PLC).& 4-20mA used in maximum all ckts.

1997

---