Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock signal?
Answers were Sorted based on User's Feedback
Answer / ravi desai
Put even number of not gates between clocks of reg A and
Reg B. The not gates will introduce delay between clock of
reg A and reg B.
| Is This Answer Correct ? | 5 Yes | 2 No |
Answer / priyesh
If the circuit given is asynchronous then we can lower the
delay by supplying the same clock to all flip flops i.e.
making the circuit synchronous.
Another way is by adding NOT gates between clock and register
| Is This Answer Correct ? | 0 Yes | 0 No |
Answer / ravi desai
put even number not gates between clock of reg A and Reg B.
the not gates will introduce delay.
| Is This Answer Correct ? | 2 Yes | 4 No |
Other than setb, clr are there any single bit instructions?
What is processor cycle (machine cycle)?
What is the bhe signal?
What are the different types of arithmetic operations that can be performed by the 8085 microprocessor?
What are registers in microcontroller ?
Write the special functions carried by the general purpose registers of 8086?
What is meant by address space? What is meant by address space partitioning?
What is the difference between jmp and call?
Mention what is the difference between microprocessor and microcontroller?
What are the different types of instructions responsible for data transfer instructions.
Classify interrupts on the basis of signals.
Define word?