Interested to Buy Any Domain ? << Click Here >> for more details...
Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock signal?
- 3 Answers
- 6964 Views
- Wipro, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / ravi desai
Put even number of not gates between clocks of reg A and
Reg B. The not gates will introduce delay between clock of
reg A and reg B.
| Is This Answer Correct ? | 5 Yes | 2 No |
Answer / priyesh
If the circuit given is asynchronous then we can lower the
delay by supplying the same clock to all flip flops i.e.
making the circuit synchronous.
Another way is by adding NOT gates between clock and register
| Is This Answer Correct ? | 0 Yes | 0 No |
Answer / ravi desai
put even number not gates between clock of reg A and Reg B.
the not gates will introduce delay.
| Is This Answer Correct ? | 2 Yes | 4 No |
What type of interrupt is the “trap” and what does it do?
How are labels named in assembly language?
If a1M1× DRAM requires 4 ms for a refresh and has 256 rows to be refreshed, no more than __________ of time must pass before another row is refreshed.
Explain the different types of data transfers possible in the 8085.
How subroutine can be called from the main program and how the program returns from the subroutine?
What does SD RAM refers to
Which flags can be set or reset by the programmer and also used to control the operation of the processor?
What are the different types of assemblers used?
Why do we use two ground pins in the pin diagram of 8086?
On a scale of one to ten, rate me as an interviewer now 26 which stack is used in 8086?
What are the steps involved in communication of 8085 microprocessor with the memory?
What is lst file?
86 Family 
