Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock signal?

Answers were Sorted based on User's Feedback



Suppose you have a combinational circuit between two registers driven by a clock. What will you do ..

Answer / ravi desai

Put even number of not gates between clocks of reg A and
Reg B. The not gates will introduce delay between clock of
reg A and reg B.

Is This Answer Correct ?    5 Yes 2 No

Suppose you have a combinational circuit between two registers driven by a clock. What will you do ..

Answer / priyesh

If the circuit given is asynchronous then we can lower the
delay by supplying the same clock to all flip flops i.e.
making the circuit synchronous.

Another way is by adding NOT gates between clock and register

Is This Answer Correct ?    0 Yes 0 No

Suppose you have a combinational circuit between two registers driven by a clock. What will you do ..

Answer / ravi desai

put even number not gates between clock of reg A and Reg B.
the not gates will introduce delay.

Is This Answer Correct ?    2 Yes 4 No

Post New Answer

More 86 Family Interview Questions

what are the advantages of modular proramming techniques

0 Answers  


What is the bhe signal?

0 Answers  


What is the significance of the nmi pin in the 8086?

0 Answers  


How are labels named in assembly language?

0 Answers  


Explain the functions of the two dma signals hold and hlda?

0 Answers  


What is the purpose of the biu in the 8086?

0 Answers  


in a sn SR latch made by using cross coupling of two nand gates, if both S andR inputs set o then it will result

1 Answers   DRDO, ISRO,


what is logical address?

0 Answers  


Design any FSM in VHDL or Verilog?

2 Answers  


What is the significance of the clk pin in the 8086?

0 Answers  


In 8085 name the 16 bit registers?

0 Answers   4Cplus,


What is base segment address?

0 Answers  


Categories