Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock signal?

Answer Posted / ravi desai

Put even number of not gates between clocks of reg A and
Reg B. The not gates will introduce delay between clock of
reg A and reg B.

Is This Answer Correct ?    5 Yes 2 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

What is segment address in 8086?

580


What are wait states in microprocessors?

667


What is meant by address space? What is meant by address space partitioning?

583


Why address bus is unidirectional and data bus is bidirectional?

726


After the following has been executed MOV BL, 8C MOV AL, 7E ADD AL, BL; what will be the contents of register AL?

1886






Are all the bits of flag register used in 8051?

630


What are the temporary registers of 8085?

591


What is special purpose registers in 8086?

661


explain the difference between 8086 and 8088?

616


Explain what is sim and rim instructions?

665


What is system bus?

757


Explain the characteristics of the cmp instructions?

625


List some features of 8051 microcontroller.

617


What is the need for port?

675


State the two type of 16 bit registers and define them?

600