Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock signal?
- 3 Answers
- 6257 Views
- Wipro, I also Faced
- E-Mail Answers
Answer Posted / priyesh
If the circuit given is asynchronous then we can lower the
delay by supplying the same clock to all flip flops i.e.
making the circuit synchronous.
Another way is by adding NOT gates between clock and register
| Is This Answer Correct ? | 0 Yes | 0 No |
Post New Answer View All Answers
What is the maximum internal clock frequency of 8086?
Mention the types of programmed data transfer?
What is the stack segment used for?
What are the steps involved in communication of 8085 microprocessor with the memory?
What is the maximum supported clock speed of the 8086?
What is the difference between isr & function call?
Give examples for maskable interrupts?
Why do you use two ground pins in microprocessor 8086?
What is tri-state logic?
In 8085 which is called as high order / low order register?
Mention interrupts pins of 8085?
Write the flags of 8086?
What are the different type of registers used in 8085?
Logic calculations are done in which type of registers?
With 12 mhz clock frequency how many instructions (of 1 machine cycle and 2 machine cycle) it can execute per second?
