Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock signal?
Answer Posted / ravi desai
put even number not gates between clock of reg A and Reg B.
the not gates will introduce delay.
| Is This Answer Correct ? | 2 Yes | 4 No |
Post New Answer View All Answers
What does 8088 microprocessor have?
What is general purpose registers in 8086?
What is the significance of the clk pin in the 8086?
How many hardware interrupts 8085 supports?
State the differences between absolute and linear select decosing.
Name 5 different addressing modes?
Give an example of a combined addressing mode instruction?
What is the purpose of the ale pin?
What is 'daisy-chaining' in reference to the 8086?
What is a locator?
Describe the non-vectored interrupt process?
What is the significance of the control unit in the 8085?
What are the total number of input and output ports in 8085?
Which segment is used to store interrupt and subroutine return address registers?
Which bit of the flag register is set when output overflows to the sign bit?