Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock signal?
- 3 Answers
- 5729 Views
- Wipro, I also Faced
- E-Mail Answers
Answer Posted / ravi desai
put even number not gates between clock of reg A and Reg B.
the not gates will introduce delay.
| Is This Answer Correct ? | 2 Yes | 4 No |
Post New Answer View All Answers
Point out the differences between the 8086 and 8088 microprocessor?
List some analog modulation techniques.
What happens when the intr signal goes high in the 8085?
What is coprocessor?
What is the purpose of the sign flag in 8085?
Give truth table for a half adder, give a gate level implementation of the same?
How to control and timing circuitry of the 8085.
How are time delays calculated in the 8085?
What is a program counter?
Which type of JMP instruction assembles if the distance is 0020h bytes
Design a transmission gate based xor.
What is the structure of psp?
Which are the different data transfer schemes?
What does 8088 microprocessor have?
In what way interrupts are classified in 8085?
