Answer / abc

race around condition nt only takes place in jk nly...for
high i/ps but wid sr f/f 2 for low i/ps..which results in
toggling of output...in both case master slave f/f can be
used

Answer / harish

the 19th answer is the most accurate answer among all ...

Answer / sonali tomar

well as far as race around condition is concerned, almost above answers are correct race around condition is same as discribed above ...
but wht actually going with jk ff .will anybody tell me?

Answer / vipul dhongade

When j=1 and k=1 occours then output goes to toggle,
b'cause of propagation delay in NAND or NOR gate. There are
different propagation delay for different gates. And we can
avoid it by using M/S flip-flop.

Answer / prashant chaudhary

race around condition occurs in JK flip flop when both the
inputs are high, then there is race between 0 and 1 to
reach the output i.e togelling between 0 and 1 occurs due
to propagation delay. this can be removed using edge
triggered flip flops or by using master slave JK flip flop.

Answer / j.janmejaya jena

in case of jk flip flop i/p is connected to the o/p,so what
ever may be the changes occcures in o/p that affect the i/p
of jk ff .so to reduce it we use master slave ff

Answer / ladpriyanka

In J-K flipflop,for the input states J=K=1,if the clock
pulse width is greater then the propagation delay of the
NAND gate then it will cause continuous transitions of the
flipflop output.This is called Race around condition.
To rectify this problem,the clock pulse width should keep
less then the propagation delay of the NAND gate.This
restriction on the pulse width can be eliminated by
constructing
(i)Master-Slave flipflop
(ii)Edge-triggered flipflop

Answer / m.hemanth kumar

race around occurs only in latch but not in flip flop.the on time for a latch is high,so while applying the inputs as 1 and 1 the output keeps on toggling.and race around can be eliminated by using a flip flop as it is an edge triggered one.

Answer / atin

8th ans is the most appropriate ..
n correct too.

Answer / kalpna ajimal

when j=k=1 in jk flip flop then the race arround condition
will occure.This can be remove using master slave flip flop.

components that use negative dc voltage

4 Answers  

Define what is engineering?

0 Answers  

what s the full form of GOOGLE and YAHOO?

211 Answers   AIIMS, Amity, BNB, CSC, CTS, DELL, Divya, Facebook, G H Raisoni Polytechnic, Godrej, Google, HBL Power Systems, HSBC, IAS, IBM, Infosys, Intel, KBC, LIC, Lifestyle, Nirma, NS, Oracle, Rigveda Software, RSMIT, Samastha, Samsung, SDM, SK, SR Industries, Taco Bell, TCS, VCET, Wipro, Yahoo,

is there a way to us 2 dstv smartcards with one subcription at once?

1 Answers  

sir please send me d previous paper of jindal steel power corporatio ltd.. mah email id z khan.aalmeen@gmail.com

0 Answers   Jindal,

Explain how many type of resistor are there in diode?

0 Answers  

Is the output power different from input power.?  rated input voltage” Is that the voltage we give to the driver or the voltage which comes out from the driver?

0 Answers   Garg Udyog,

Why is the grid in a cro provided with a hole in it?

0 Answers  

Why there is no consistency in ur percentage of marks of 10th,inter and b-tech?

2 Answers   ADP, TCS,

What is interrupt?

7 Answers   CTS,

What does the voltmeter in ac mode show? Is it rms value or peak value?

0 Answers  

wat power transmitter we use in radar n explain its principle??

0 Answers   BEL,