Answer / abc

race around condition nt only takes place in jk nly...for
high i/ps but wid sr f/f 2 for low i/ps..which results in
toggling of output...in both case master slave f/f can be
used

Answer / harish

the 19th answer is the most accurate answer among all ...

Answer / sonali tomar

well as far as race around condition is concerned, almost above answers are correct race around condition is same as discribed above ...
but wht actually going with jk ff .will anybody tell me?

Answer / vipul dhongade

When j=1 and k=1 occours then output goes to toggle,
b'cause of propagation delay in NAND or NOR gate. There are
different propagation delay for different gates. And we can
avoid it by using M/S flip-flop.

Answer / prashant chaudhary

race around condition occurs in JK flip flop when both the
inputs are high, then there is race between 0 and 1 to
reach the output i.e togelling between 0 and 1 occurs due
to propagation delay. this can be removed using edge
triggered flip flops or by using master slave JK flip flop.

Answer / j.janmejaya jena

in case of jk flip flop i/p is connected to the o/p,so what
ever may be the changes occcures in o/p that affect the i/p
of jk ff .so to reduce it we use master slave ff

Answer / ladpriyanka

In J-K flipflop,for the input states J=K=1,if the clock
pulse width is greater then the propagation delay of the
NAND gate then it will cause continuous transitions of the
flipflop output.This is called Race around condition.
To rectify this problem,the clock pulse width should keep
less then the propagation delay of the NAND gate.This
restriction on the pulse width can be eliminated by
constructing
(i)Master-Slave flipflop
(ii)Edge-triggered flipflop

Answer / m.hemanth kumar

race around occurs only in latch but not in flip flop.the on time for a latch is high,so while applying the inputs as 1 and 1 the output keeps on toggling.and race around can be eliminated by using a flip flop as it is an edge triggered one.

Answer / atin

8th ans is the most appropriate ..
n correct too.

Answer / kalpna ajimal

when j=k=1 in jk flip flop then the race arround condition
will occure.This can be remove using master slave flip flop.

What is the difference between noise and distortion?

5 Answers  

describe various programmable and non-programmable registers in 8085.

0 Answers  

What types of carriers are present in space charge region?

0 Answers  

pls what type of questions asked in interview of appsc polytechnic govt lecturers mail to kram.thulasi@gmail.com

0 Answers   APPSC,

What are the advantages of using a fet instead of a bjt?

0 Answers  

Where pll is widely used?

0 Answers  

Define hold time?

0 Answers  

What is the different between analogue & digital communications system?

8 Answers  

. If we have a parallel plate capacitor of plate area 'A' and plate separatoin t and having a capacity C and a metallic plate r of area A and of negligible thickness is introduced in the capacitor at a distance from either of the two plates as shown in the given figure then the capacity of the capacitor will become a.) b.) C c.) 2C d.) 4C

3 Answers   Bhel, BSNL,

What is an amplifier?

0 Answers  

how do i write program like one shown 1234567654321 123456 654321 12345 54321 1234 4321 123 321 12 21 1 1

4 Answers   College School Exams Tests, DELL, HCL, NIIT, Punjabi University, Queen Mary College, TCS, Wipro,

What are the disadvantages of bjt?

0 Answers