Is there a possibility to use such a treshold voltage for the NMOS part of a C

Is there a possibility to use such a treshold voltage for
the NMOS part of a CMOS circuit that during the switching
it will start conducting only after the PMOS part will be
already closed, by this eliminating the leakedge current?
Please note, I'm not asking about the well bias in standby
mode, but about the "antileakedge" measures during normal
operation.

Question Posted / avista

0 Answers
2063 Views
I also Faced
E-Mail Answers

No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More Electrical Engineering Interview Questions

What is the normal phase difference between the voltage and the no-load current in a transformer?

0 Answers

How energy is generated in hydroelectric power plant?

0 Answers

What will be the voltage regulation of a full load and 0.80 power factor lagging load transformer when a two winding single phase transformer has a voltage regulation of 4.5% at full load and unity power factor?

0 Answers HPCL,

In liquid rotor starter how PH valve should be maintained.

1 Answers

what do you call the last pole on a overhead line near a substation

2 Answers

how does the rotating m.m.f is produced in the 3-phase induction motor and how the poles are created in 3-phase induction motor ?

0 Answers

What is cable gland,why does use for?

5 Answers ABB,

What is the unit of charge and current?

0 Answers

How can i modify the design of 3 phase induction motor to be as 3 phase synchronous motor??