Is there a possibility to use such a treshold voltage for
the NMOS part of a CMOS circuit that during the switching
it will start conducting only after the PMOS part will be
already closed, by this eliminating the leakedge current?
Please note, I'm not asking about the well bias in standby
mode, but about the "antileakedge" measures during normal
operation.
No Answer is Posted For this Question
Be the First to Post Answer
In a star-star connected h.t transformer why we use NGR on the secondary (l.t)side.
what is the effect of change in supply frequency on load angle of synchronous motor,all other parameters remaining same?
Draw the vector diagramme for Asynchronous Induction Generator at noload,half load and fullload.
total numbers of earthing of a transformer
what type of transformer used in soft ware parks its distribution or power transformer. like 1800 kva
how can the active power and reactive power of an alternator be controlled?
Isi standard of lux level required / to be maitained in different working place general & in textaile industry.
what is eee?
explain which quantities change in the starting and the and the running condition in induction motor
how terminal voltage increases when load is capacitive (leading pf load)? (explain practically what is happening, not using phasor diagram
why secondary of transformer always grouded?
how much percentage set in transformer diffrencialrelay
Civil Engineering (5086)
Mechanical Engineering (4456)
Electrical Engineering (16639)
Electronics Communications (3918)
Chemical Engineering (1095)
Aeronautical Engineering (239)
Bio Engineering (96)
Metallurgy (361)
Industrial Engineering (259)
Instrumentation (3014)
Automobile Engineering (332)
Mechatronics Engineering (97)
Marine Engineering (124)
Power Plant Engineering (172)
Textile Engineering (575)
Production Engineering (25)
Satellite Systems Engineering (106)
Engineering AllOther (1379)