Is there a possibility to use such a treshold voltage for
the NMOS part of a CMOS circuit that during the switching
it will start conducting only after the PMOS part will be
already closed, by this eliminating the leakedge current?
Please note, I'm not asking about the well bias in standby
mode, but about the "antileakedge" measures during normal
operation.
- 0 Answers
- 1566 Views
- I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
Explain the function of VFD
Hi friends, i m electrical engineer i want a cdr for migration purpose so anybody have information about this then send me on jayesh_ee88@yahoo.com.please try to me
wat is the difference between BE &BTECH.
how calculate the electrical load for industry and office
Different between megger and contact resistance meter
Why do u join toreent power ?
different aspects of voltage stability
Why space heater is required for each verical bus bar chamber? if one space heater is adequate or not for anti condensation?
For what purpose and why ACBs are used
what is the significance of tan&delta and how it performed in power transformer
Why frame of the motor is specified?. If we mention KW and voltage level,automatically frame is decided or separately frame is compulsory to mention?.
My meter ratio is -/5 and ct ratio is 100/5 now what will be the multiplying factor and how ?
-
Civil Engineering (5085) - Mechanical Engineering (4451)
- Electrical Engineering (16632)
- Electronics Communications (3918)
- Chemical Engineering (1095)
- Aeronautical Engineering (239)
- Bio Engineering (96)
- Metallurgy (361)
- Industrial Engineering (259)
- Instrumentation (3014)
- Automobile Engineering (332)
- Mechatronics Engineering (97)
- Marine Engineering (124)
- Power Plant Engineering (172)
- Textile Engineering (575)
- Production Engineering (25)
- Satellite Systems Engineering (106)
- Engineering AllOther (1379)
