There are 2 Flip_Flop with logic between them. Given Clock
to Q delay, logic prop. delay, set up and hold times specify
maximum clock frequency of system.
What happens if second output fed back to first input. Any
changes? What happens with timing if second output is fed
back to logic between the flops? Good Luck!
Answer / guest
This is related setup and hold time violations. Answer is:
Tc-q + Tsetup + Tcskew + Tcomb <= T period (setup)
Tc-q + Tcomb - Tcskew >= Thold (holdtime)
Short path -> possible hold time violation.
Long path -> possible set up time violation.
| Is This Answer Correct ? | 9 Yes | 6 No |
explain how hunting can be reduced in an alternators?
when the control mechanism is present for an ammeter(1-10A) and 1A current is apllied what will be the reading of the meter?
Why we used 690V in ACS 800 drives.Why dont use standard voltage like 415v or 1.1Kv
how to calculate power consumption in slip ring motor at different step
How to find the maximum load(in KW)in a big industry, having motors,lights,lifts etc..?
I AM DOIN MY 3RD YEAR IN ELECTRICAL ELECTRONICS. PLEASE SUGGEST WHAT DO I DO NEXT AFTER MY B.E? AND I WANT TO GET INTO ANY PSU IS DER ANY EXAMS PLASE SUGGEST EVEN THAT.
what is the use of interposed & reverse voltage transformer
difference between synchronous reluctance motor and switched reluctance motor
Is it possible to power factor more than unity?
How Can you do Maintenance of ACB of 2000Amperes
how we calculate the withstansing current capacity of wires&cables?
wath is skin effect?
Civil Engineering (5086)
Mechanical Engineering (4456)
Electrical Engineering (16639)
Electronics Communications (3918)
Chemical Engineering (1095)
Aeronautical Engineering (239)
Bio Engineering (96)
Metallurgy (361)
Industrial Engineering (259)
Instrumentation (3014)
Automobile Engineering (332)
Mechatronics Engineering (97)
Marine Engineering (124)
Power Plant Engineering (172)
Textile Engineering (575)
Production Engineering (25)
Satellite Systems Engineering (106)
Engineering AllOther (1379)