There are 2 Flip_Flop with logic between them. Given Clock to Q delay, logic pr

There are 2 Flip_Flop with logic between them. Given Clock
to Q delay, logic prop. delay, set up and hold times specify
maximum clock frequency of system.
What happens if second output fed back to first input. Any
changes? What happens with timing if second output is fed
back to logic between the flops? Good Luck!

Question Posted / guest

1 Answers
7688 Views
Qualcomm, I also Faced
E-Mail Answers

There are 2 Flip_Flop with logic between them. Given Clock to Q delay, logic prop. delay, set up an..

Answer / guest

This is related setup and hold time violations. Answer is:

Tc-q + Tsetup + Tcskew + Tcomb <= T period (setup)

Tc-q + Tcomb - Tcskew >= Thold (holdtime)

Short path -> possible hold time violation.
Long path -> possible set up time violation.

Is This Answer Correct ?

9 Yes

6 No

Post New Answer

More Electrical Engineering Interview Questions

What is the function of under voltage release ?

0 Answers

what is harmonics? what are the factors it will depend upon

0 Answers KSEB,

how does the power is travelled in conductor

2 Answers

why the capacitors works on ac only

5 Answers

why we are using DC supply for all protection relays, why cant we use AC supply..???

1 Answers

What is the safe limit of voltage between earth and neutral in india.

2 Answers Incepta Pharmaceuticals,

hey guys i scored 910 on GRE and 67 on TOEFL respectively.I have an aggregate of about 74%in my B tech.For which colleges should i apply for an MS program in electrical engineering.I am looking for colleges in NJ,SC,NC,GEORGIA, NY. Please reply with a good response.....

0 Answers

what is the difference between potential transformer and capacitive voltage transformer?

1 Answers

Waht will happened if reactive power increase in the line? waht about active power increase too?

3 Answers

In what voltage EHT works(133/132/33/66kv?

3 Answers Adhunik,

I am a electrical engg. diploma holder,applied for junior engineer (electrical),Kolkata RRB. Have I to attend all electrical,mechanical&civil portion in written exam.???

0 Answers RRB,

what is the advantage of Cathodic eathing system and what is the basic principle and how itis working, please explain clearly .

2 Answers Meinhardt,

For more Electrical Engineering Interview Questions Click Here