There are 2 Flip_Flop with logic between them. Given Clock to Q delay, logic pr

There are 2 Flip_Flop with logic between them. Given Clock
to Q delay, logic prop. delay, set up and hold times specify
maximum clock frequency of system.
What happens if second output fed back to first input. Any
changes? What happens with timing if second output is fed
back to logic between the flops? Good Luck!

Question Posted / guest

1 Answers
7610 Views
Qualcomm, I also Faced
E-Mail Answers

There are 2 Flip_Flop with logic between them. Given Clock to Q delay, logic prop. delay, set up an..

Answer / guest

This is related setup and hold time violations. Answer is:

Tc-q + Tsetup + Tcskew + Tcomb <= T period (setup)

Tc-q + Tcomb - Tcskew >= Thold (holdtime)

Short path -> possible hold time violation.
Long path -> possible set up time violation.

Is This Answer Correct ?

9 Yes

6 No

Post New Answer

More Electrical Engineering Interview Questions

what is rating boiler

0 Answers

what is the type of motor that is used in emu units in india

1 Answers

what is significance of B-H curve? how it differs form ordinary transformers to Amorphous Transformer?

2 Answers BARC,

what isthe emf eqation of a transformer

7 Answers

can anyone help me regarding bout Electrical designs and calculations .. which text book should i follow as i am a trainee engineer.Description of my work which is Electrical designs like cable sizing, lighting, lightning, Gensets sizing, motor sizing, transformer sizing, generator sizing, circuit breakers, PDB MCC PCC SLDB MLDB panels, Single line diagrams mainly, substation desings, cable routing and layouts, reactive power compensations, power factor improvement, voltage drop calculations, power generations, power transmission, power distributions all calculations.Please help me

3 Answers

in an ac series circuit there are 30 bulbs are connected in a serial set.what will happen if one bulb is fused and we removed the bulb and reconnect with the remaining bulbs? (29 bulbs). will the brightness of other bulbs increase or not?

3 Answers

Why the power factor of the alternator in power plant is kept .8 lagging. Can't we maintain it at 1.

3 Answers

dear all i am kumara now current working in electrical designing of control and relay panel i want learn some substaion design then any book are available. pls mention name and authour

0 Answers

What are chief characteristics of state-space method and its techniques ?

0 Answers Limton,

1.wat is the negative slip region in the motor?

1 Answers

If we need 4c× 50mm sq cable but it's not available so we can pull 4c×25mm sq two cables?

0 Answers

What is the ratio of true power to apparent power in an ac circuit?

0 Answers

For more Electrical Engineering Interview Questions Click Here