There are 2 Flip_Flop with logic between them. Given Clock
to Q delay, logic prop. delay, set up and hold times specify
maximum clock frequency of system.
What happens if second output fed back to first input. Any
changes? What happens with timing if second output is fed
back to logic between the flops? Good Luck!
- 1 Answers
- 6929 Views
- Qualcomm, I also Faced
- E-Mail Answers
Answer Posted / guest
This is related setup and hold time violations. Answer is:
Tc-q + Tsetup + Tcskew + Tcomb <= T period (setup)
Tc-q + Tcomb - Tcskew >= Thold (holdtime)
Short path -> possible hold time violation.
Long path -> possible set up time violation.
| Is This Answer Correct ? | 9 Yes | 6 No |
Post New Answer View All Answers
why the check zone and main zone are used for Busbar Protn. scheem?
How to use computer cpu ups use for home inverter circuit board
how to check avr of dg set of 125kva
How much load can take a 16 mm aluminum cable 3 phase
What is mean by hot and cold loop testing?
What is the Surge suppresor? Why using in a UDB's and How it works?
what is v/f control in VFD?
what is a power factor?
What is transmittance?
what will be the min and max voltage flow from neutral to earth?
exolain the star delta connection
Which type of air compressor is used now a days in the market. Keeping in mind of energy efficiency and maintenance points. Relevant documents may also be sent on mentioned email ids.
Meaning of ingrace protection for motor.for ex IPXY
what is the voltage regulation for unity and zero power factor?
How much dc volt applied in cathodic protection system?
