There are 2 Flip_Flop with logic between them. Given Clock
to Q delay, logic prop. delay, set up and hold times specify
maximum clock frequency of system.
What happens if second output fed back to first input. Any
changes? What happens with timing if second output is fed
back to logic between the flops? Good Luck!
- 1 Answers
- 7095 Views
- Qualcomm, I also Faced
- E-Mail Answers
Answer Posted / guest
This is related setup and hold time violations. Answer is:
Tc-q + Tsetup + Tcskew + Tcomb <= T period (setup)
Tc-q + Tcomb - Tcskew >= Thold (holdtime)
Short path -> possible hold time violation.
Long path -> possible set up time violation.
| Is This Answer Correct ? | 9 Yes | 6 No |
Post New Answer View All Answers
WHAT IS THE WINDING PROCEDURE OF ELECTRICAL MOTOR
Why is tan-delta test and capacitor measurement done on alternator?
What are gain margin and phase margin?
what is arc flash and what are the hazards involved
What is the IS standard for MCCB to be use (As per capacity of AMP)& for ACB also.
write circuit diagram for a motor rotate in forward direction once it started and when pressed the same button it should rotate in anticlockwise.
The Q-facr o of a coil given as wL/R. what will be shape of Q versus frequency graph.
How we can change the direction of rotation of Induction motor? Prove it using graphical
What is the Minimum winding resistance of motors ( small & big)? referance range
How does a battary stores charge in it? please explain in simple manner and in detail.thanks
What is power factor why we should maintain the power factor unless what will happen
Whata are the types of Cables?
Why compensation is necessary in feedback control system?
if the armature current in a dc generator is ac ( sinusoidal ) why doesnt the sjhape af armature mmf a sinusoidal (ni) ? armature mmf in case of a dc machine is triangular.
can i use the six sigma method which is used in management area, in state estimation of power systems?
