1,what is the different between signal and variables in VHDL? 2,what is the different between function and procedure in VHDL?

1 Answers   Bosch,

---

one year ago, promila was four times as old as her daughter sakshi. six years hence, promila's age will exceed her daughter's age by 9 years. the ratio of the present ages of promila and her daughter is

4 Answers   Infosys,

---

how is corona effect can be detected??

0 Answers  

---

in what state the semiconductor act as conductor and insulator?

2 Answers   Spiro Solutions,

---

what environment is most suitable for fibre channel sans?

1 Answers  

---

---

List the materials used for manufacturing pcb

0 Answers  

---

WHY FM IS NOT USED FOR VIDEO SIGNALS

6 Answers   BEL,

---

The conjugate of complex numbers 3 + 2j is

9 Answers  

---

How is sio2 layer formed in a monolithic ic?

0 Answers  

---

Can we interchange the source and drain terminals in a fet circuit? Can we do the same with the emitter and collector terminals of a bjt circuit?

0 Answers  

---

pls what type of questions asked in interview of appsc polytechnic govt lecturers mail to kram.thulasi@gmail.com

0 Answers   APPSC,

---

What is meant by negative converter group in a cyclo-converter?

0 Answers  

---