1,what is the different between signal and variables in VHDL? 2,what is the d

1,what is the different between signal and variables in
VHDL?
2,what is the different between function and procedure in
VHDL?

Question Posted / venkat stony

1 Answers
3427 Views
Bosch, I also Faced
E-Mail Answers

1,what is the different between signal and variables in VHDL? 2,what is the different between fun..

Answer / jimmy.gugon

Hello,
A function returns 1 value whereas a procedure can return
multiple values? Could someone elucidate this for me? Also, I
am confused about the scope of signals. If I declare a signal
within an architecture, does the scope of this signal extend
to functions declared within processes in the architecture? If
not, is there a way to do this without passing the signals? I
would like to call functions in a way resembling scripts that
allowed for greater code readability.

Is This Answer Correct ?

0 Yes

3 No

Post New Answer

More Electronics Communications Interview Questions

how can i prepare for campus placement?

2 Answers Infosys, Wipro,

i want RRB chennai section engineer model papers &previous years papers including GK, ARITHEMETIC, REASONING, GENERAL ENGLISH IN THE YEAR 2005,2006,2007, 2008.

1 Answers

Explain how zener diode maintains constant voltage across the load?

0 Answers

what is use of powerdown and idle mode. is it possible to execute the normal operations in these two modes

1 Answers

In binary to gray converter, …………… gate is used. A AND B OR C NAND D EX-OR

3 Answers Micromax,

Tell me why 440 volts instead of 660 volts in 3 phases of supply system?

0 Answers

What is the turn-off time for converter grade scrs and inverter grade scrs?

0 Answers

Can some body explain me please..mobile to mobile call flow explaination..