1,what is the different between signal and variables in VHDL? 2,what is the d

1,what is the different between signal and variables in
VHDL?
2,what is the different between function and procedure in
VHDL?

Question Posted / venkat stony

1 Answers
4258 Views
Bosch, I also Faced
E-Mail Answers

1,what is the different between signal and variables in VHDL? 2,what is the different between fun..

Answer / jimmy.gugon

Hello,
A function returns 1 value whereas a procedure can return
multiple values? Could someone elucidate this for me? Also, I
am confused about the scope of signals. If I declare a signal
within an architecture, does the scope of this signal extend
to functions declared within processes in the architecture? If
not, is there a way to do this without passing the signals? I
would like to call functions in a way resembling scripts that
allowed for greater code readability.

Is This Answer Correct ?

0 Yes

3 No

Post New Answer

More Electronics Communications Interview Questions

Why opamp called direct coupled high differential circuit?

0 Answers

How to get -10volts DC from 10 volts peak to peak sine wave?? Design the circuit??

10 Answers BARC,

Explain why reversal of phase occurs in a bjt ce amplifier.

0 Answers

Explain the difference between inductance and resistance?

0 Answers

Explain zener breakdown and avalanche breakdown?

0 Answers

how will u count the number of leaves in a tree by designing a circuit?

2 Answers

difference between neutral ground and phase

3 Answers

Impedence of a parallel resonant circuit at resonance is ?

0 Answers Verifone,

Explain what is associate law?

0 Answers

For a type a chopper (first quadrant), express the following variables as a function of vs, r and duty cycle in case the load is resistive average output voltage and current?

0 Answers

Explain the output of the lexical analyser?

0 Answers

Explain the different modes of flyback converter

0 Answers

For more Electronics Communications Interview Questions Click Here