1,what is the different between signal and variables in VHDL? 2,what is the d

1,what is the different between signal and variables in
VHDL?
2,what is the different between function and procedure in
VHDL?

Question Posted / venkat stony

1 Answers
3811 Views
Bosch, I also Faced
E-Mail Answers

1,what is the different between signal and variables in VHDL? 2,what is the different between fun..

Answer / jimmy.gugon

Hello,
A function returns 1 value whereas a procedure can return
multiple values? Could someone elucidate this for me? Also, I
am confused about the scope of signals. If I declare a signal
within an architecture, does the scope of this signal extend
to functions declared within processes in the architecture? If
not, is there a way to do this without passing the signals? I
would like to call functions in a way resembling scripts that
allowed for greater code readability.

Is This Answer Correct ?

0 Yes

3 No

Post New Answer

More Electronics Communications Interview Questions

What is the protocol ?

2 Answers TATA,

What is monotonic dac?

0 Answers

What is Banked Register in Arm 7?

0 Answers

Why 16 Signaling links are the maximum links between two GSM switches?

1 Answers Ericsson,

Define octet?

0 Answers

Explain when a sample of germanium and silicon having same impurity density are kept at room temperature then resistivity of silicon will be higher than that of germanium, why?

0 Answers

AC is normaly 230v 50Hzs why ?

6 Answers

What is the difference between leds and pn junction diode?

0 Answers

What is an integrated circuit?

1 Answers

What are active & passive elements in BTS?

0 Answers NSN,

What is the maximum range of a general Radar

9 Answers BEL, DRDO,

what is VSWR?

3 Answers Ericsson,

For more Electronics Communications Interview Questions Click Here