Interested to Buy Any Domain ? << Click Here >> for more details...
If a1M1× DRAM requires 4 ms for a refresh and has 256 rows to be refreshed, no more than __________ of time must pass before another row is refreshed.
- 0 Answers
- 1258 Views
- CDAC, I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
What is stack pointer?
Explain in steps what happens when an interrupt occurs?
The operation being performed by the 8085 can be checked by which pins?
What is ALE? Explain the functions of ALE in 8085.
What is the maximum clock frequency used by the 8085 microprocessor?
State the two type of 16 bit registers and define them?
can microcontroller work indepandently
Explain what is the main difference between 8085 and 8086 processors?
What is a microprocessor?
The interrupt response time is determined by?
What is base segment address?
What are the functions of RIM, SIM, IN?
86 Family 
