Give a circuit to divide frequency of clock cycle by two ?
Answers were Sorted based on User's Feedback
Answer / sravan
take a D Flip Flop. when it is reset output(Q) is zero.
connect the clock which u want to divide to the CP input of
FF. connect Q bar (which is one after the reset)to the D
input of Flip Flop. Take the output from the Q pin of the
Flip Flop, which is divided by two
Is This Answer Correct ? | 26 Yes | 3 No |
Answer / priyanka kokil
any single flip flop itself is a freqency divider circuit
Is This Answer Correct ? | 14 Yes | 14 No |
Answer / harikrishna h
take an xor gate, connect output to one of the input of xor gate and other input as the clock. verilog code for the same is given below
module a(input in,rst,output reg ot);
always @(in or rst)
begin
if(rst)
ot<=0;
else
ot<=ot ^ in;
end
endmodule
Is This Answer Correct ? | 0 Yes | 2 No |
Answer / manish sharma
Divide the clock frequency by 2
A 2:1 MUX with CLK as select signal. The 0 select input is just the output. The 1 select input is output_bar(NOT output).
Is This Answer Correct ? | 1 Yes | 4 No |
What are the total number of input and output ports in 8085?
Explain the software instruction ei and di?
The Pentium microprocessor has how many execution unit?
In how many groups can the signals of 8085 be classified?
Name the unit that controls the sequential execution of instructions?
What is the purpose of a buffer register in reference to 8085?
How many types memory mgt can divided?
After the following has been executed MOV BL, 8C MOV AL, 7E ADD AL, BL; what will be the contents of register AL?
What are the various criteria to choose the microcontroller?
What is the purpose of the sign flag in 8085?
Give example for non-maskable interrupts?
Explain the functions of ale in 8085?