Give a circuit to divide frequency of clock cycle by two ?
Answers were Sorted based on User's Feedback
Answer / sravan
take a D Flip Flop. when it is reset output(Q) is zero.
connect the clock which u want to divide to the CP input of
FF. connect Q bar (which is one after the reset)to the D
input of Flip Flop. Take the output from the Q pin of the
Flip Flop, which is divided by two
| Is This Answer Correct ? | 26 Yes | 3 No |
Answer / priyanka kokil
any single flip flop itself is a freqency divider circuit
| Is This Answer Correct ? | 14 Yes | 14 No |
Answer / harikrishna h
take an xor gate, connect output to one of the input of xor gate and other input as the clock. verilog code for the same is given below
module a(input in,rst,output reg ot);
always @(in or rst)
begin
if(rst)
ot<=0;
else
ot<=ot ^ in;
end
endmodule
| Is This Answer Correct ? | 0 Yes | 2 No |
Answer / manish sharma
Divide the clock frequency by 2
A 2:1 MUX with CLK as select signal. The 0 select input is just the output. The 1 select input is output_bar(NOT output).
| Is This Answer Correct ? | 1 Yes | 4 No |
What is baud rate?
Why are program counter and stack pointer 16-bit registers?
6 Answers College School Exams Tests, HCL,
In which T-state does the CPU sends the address o memory or I/O and the ALE signal for Demultiplexing
Point out the differences between the 8086 and 8088 microprocessor?
Where the data is transferred in a DMA write operation?
List some 8051 microcontroller applications in embedded systems ?
How can you increase ports of a microprocessor?
What is the bhe signal? Explain its significance?
What is meant by cross-compiler?
What is 8051 microcontroller ?
What is an os and what are its functions?
load a mul a store t1 load b mul b store t2 mul t2 add t1 then the content in accumulator is