Give a circuit to divide frequency of clock cycle by two ?
Answers were Sorted based on User's Feedback
Answer / sravan
take a D Flip Flop. when it is reset output(Q) is zero.
connect the clock which u want to divide to the CP input of
FF. connect Q bar (which is one after the reset)to the D
input of Flip Flop. Take the output from the Q pin of the
Flip Flop, which is divided by two
| Is This Answer Correct ? | 26 Yes | 3 No |
Answer / priyanka kokil
any single flip flop itself is a freqency divider circuit
| Is This Answer Correct ? | 14 Yes | 14 No |
Answer / harikrishna h
take an xor gate, connect output to one of the input of xor gate and other input as the clock. verilog code for the same is given below
module a(input in,rst,output reg ot);
always @(in or rst)
begin
if(rst)
ot<=0;
else
ot<=ot ^ in;
end
endmodule
| Is This Answer Correct ? | 0 Yes | 2 No |
Answer / manish sharma
Divide the clock frequency by 2
A 2:1 MUX with CLK as select signal. The 0 select input is just the output. The 1 select input is output_bar(NOT output).
| Is This Answer Correct ? | 1 Yes | 4 No |
Explain what type of architecture is used in 8085 microprocessor?
In 8085 microprocessor READY signal does.which of the following is incorrect statements [a]It is input to the microprocessor [b] It sequences the instructions
What is the distinguishing feature of db and ab?
What are wait states in microprocessors?
When is the LOCK prefix used often?
Define psp?
In 8085, power and frequency can be checked by connecting the wire with which pins?
What is the purpose of the sign flag in 8085?
Define the jobs performed by the biu and eu in the 8086.
What are the sources of an interrupt?
What is the function of accumulator?
Explain memory mapped i/o and i/o mapped i/o schemes?