Give a circuit to divide frequency of clock cycle by two ?
Answers were Sorted based on User's Feedback
Answer / sravan
take a D Flip Flop. when it is reset output(Q) is zero.
connect the clock which u want to divide to the CP input of
FF. connect Q bar (which is one after the reset)to the D
input of Flip Flop. Take the output from the Q pin of the
Flip Flop, which is divided by two
| Is This Answer Correct ? | 26 Yes | 3 No |
Answer / priyanka kokil
any single flip flop itself is a freqency divider circuit
| Is This Answer Correct ? | 14 Yes | 14 No |
Answer / harikrishna h
take an xor gate, connect output to one of the input of xor gate and other input as the clock. verilog code for the same is given below
module a(input in,rst,output reg ot);
always @(in or rst)
begin
if(rst)
ot<=0;
else
ot<=ot ^ in;
end
endmodule
| Is This Answer Correct ? | 0 Yes | 2 No |
Answer / manish sharma
Divide the clock frequency by 2
A 2:1 MUX with CLK as select signal. The 0 select input is just the output. The 1 select input is output_bar(NOT output).
| Is This Answer Correct ? | 1 Yes | 4 No |
What is a program counter?
Give examples for maskable interrupts?
Explain with an example how parameters can be passed using registers.
What is a microprocessor?
in a sn SR latch made by using cross coupling of two nand gates, if both S andR inputs set o then it will result
The input/output signals are related to which pins?
Which line will be activated when an output device require attention from CPU?
State the type of addressing modes supported by the 8086?
What are the two major differences between intr and other interrupts (hardware)?
What is the difference between 8085 microprocessor and 8086 microprocessor?
How many interrupts are there in 8085?
Which flags can be set or reset by the programmer and also used to control the operation of the processor?