Give a circuit to divide frequency of clock cycle by two ?
Answer Posted / harikrishna h
take an xor gate, connect output to one of the input of xor gate and other input as the clock. verilog code for the same is given below
module a(input in,rst,output reg ot);
always @(in or rst)
begin
if(rst)
ot<=0;
else
ot<=ot ^ in;
end
endmodule
Is This Answer Correct ? | 0 Yes | 2 No |
Post New Answer View All Answers
What is the difference between jmp and call?
The address capability of 8085 is 64 kb.explain?
Why do you use two ground pins in microprocessor 8086?
Give example for non-maskable interrupts?
What is special purpose registers in 8086?
What are the four distinct types of memory in 8051?
Signal voltage ranges for a logic high and for a logic low in RS-232C standard are
What is the maximum size of segment in 8086 microprocessor?
What are the typical errors associated with using stack in a program?
Does 8085 have serial i/o control?
What are the functions of general purpose registers?
What is instruction cycle?
How many i/o ports are present in the 8086?
How many types memory mgt can divided?
What is segment address in 8086?