Interested to Buy Any Domain ? << Click Here >> for more details...
Give a circuit to divide frequency of clock cycle by two ?
- 6 Answers
- 16944 Views
- I also Faced
- E-Mail Answers
Answer Posted / harikrishna h
take an xor gate, connect output to one of the input of xor gate and other input as the clock. verilog code for the same is given below
module a(input in,rst,output reg ot);
always @(in or rst)
begin
if(rst)
ot<=0;
else
ot<=ot ^ in;
end
endmodule
| Is This Answer Correct ? | 0 Yes | 2 No |
Post New Answer View All Answers
What are the major differences in short label and near label jump instructions?
Explain sphl instruction?
How the stack is initialized?
With the help of an example explain how physical address is calculated?
What are the different functional units in 8086?
When is the LOCK prefix used often?
Define bit, byte and word.
What happens when the intr signal goes high in the 8085?
Mention any one 32 bit microcontroller and explain the same.
Indicate different machine cycles of 8085?
Define psp?
What is special function registers (sfr)?
How many bit microprocessor is the 8086 microprocessor?
Define what the sop does with the help of an example.
Explain in steps what happens when an interrupt occurs?
