1,what is the different between signal and variables in
VHDL?
2,what is the different between function and procedure in
VHDL?
Answer Posted / jimmy.gugon
Hello,
A function returns 1 value whereas a procedure can return
multiple values? Could someone elucidate this for me? Also, I
am confused about the scope of signals. If I declare a signal
within an architecture, does the scope of this signal extend
to functions declared within processes in the architecture? If
not, is there a way to do this without passing the signals? I
would like to call functions in a way resembling scripts that
allowed for greater code readability.
| Is This Answer Correct ? | 0 Yes | 3 No |
Post New Answer View All Answers
What is meant by k-map or karnaugh map?
For how much time F-1 vissa is valid?
What are the essential components of a crt?
what is the diffrence between S7 200 & S7 300 plc
what FET were we use its
State and explain some of p-n junction diode applications.
What are the advantages of gray code?
Im Simil,doing 6th semester Electronics & Communication Engineering.After completing my course I would like to be an integral part of Siemens technology.For dat when & how shoult I apply?
What is the binary number system?
hiiiii sir ..tell me the written test pattern for symphony teleca.....pleaseee
How to Create the Node file with 1 E1 (4+4+4).
Explain what is a voltage follower?
What are the applications of dc chopper?
the industires choose embedded system for their applications because of reverse engg is not possible is the only reason or other reasons are available
Can anyone send me question papers for section engineer for railways and send me on my id- abhay_jg@yahoo.com