Answer / ehtesham

in a jk flip flop(level triggerd) when J=1,k=1......the
output Q continuosly keep changing between 1 and 0 as long
as clock is high.....this is called race around condition.

Answer / ketan

yes the above answer is true and this condition arises as the time period of the flip flop clock is less than the time period of input clock. so as long as the input clock stays high output of flip flop will keep changing.

this can be avoided by using master slave flip flop in which two jk flip flop are connected but each is provided complementary clock pulse i.e. if master has high clock pulse than slave will be having low clock pulse. so till the clock pulse of master flip flop is high then slave clock pulse will be low, and it's output will not change and when slave has high clock pulse then output will change and in that case master will be inactive as it's clock pulse will be low.

Answer / amudhan

in sr ff this will occur
this is because when s=1 and r=1
here race condition occur due to that nor gate circuit when
we give s=1 and r=1
ouput
q=1 and also
qb=1 so race condition occur

Define what do you understand by collector reverse saturation? In which configuration does it have a greater value?

0 Answers  

---

i want tech mahindra recent placement paper conducted for campus recruitment in bangalore

1 Answers   MAHINDRA,

---

Explain the operation of multistage control of ac voltage controllers with neat diagram?

0 Answers  

---

how to decompose a given string ? input-a3b4c0d6 output-aaabbbbdddddd

1 Answers  

---

waht is gain of antenna

3 Answers   Bosch,

---

---

What are the KPI that decides the capacity expansion of GGSN/xGW?

0 Answers   Ooredoo,

---

interviewr asked about sampling theorem and i said the common def.(i.e ...sam freq must >=s max freq in the signal for a sampled signal to recover without alising).he asked that i have a sin signal of freq 1hz and i sampled at two zero amplitude points can it be recoverable without aliasing????

4 Answers   BARC,

---

why is the threshold voltage of PMOS transistor negative

1 Answers   Reliance,

---

what is BIAS current/ voltage?

4 Answers   DELL, HCL,

---

pulse period of two signals are 5ns,10ns .which will give high frequncy component?

4 Answers   Bosch, RR,

---

What is a diode in reference to electronics?

0 Answers  

---

Explain why is a two-input nand gate called universal gate?

0 Answers  

---