what is race aroun condititon in flip flop
Answers were Sorted based on User's Feedback
Answer / ehtesham
in a jk flip flop(level triggerd) when J=1,k=1......the
output Q continuosly keep changing between 1 and 0 as long
as clock is high.....this is called race around condition.
| Is This Answer Correct ? | 14 Yes | 0 No |
Answer / ketan
yes the above answer is true and this condition arises as the time period of the flip flop clock is less than the time period of input clock. so as long as the input clock stays high output of flip flop will keep changing.
this can be avoided by using master slave flip flop in which two jk flip flop are connected but each is provided complementary clock pulse i.e. if master has high clock pulse than slave will be having low clock pulse. so till the clock pulse of master flip flop is high then slave clock pulse will be low, and it's output will not change and when slave has high clock pulse then output will change and in that case master will be inactive as it's clock pulse will be low.
| Is This Answer Correct ? | 6 Yes | 0 No |
Answer / amudhan
in sr ff this will occur
this is because when s=1 and r=1
here race condition occur due to that nor gate circuit when
we give s=1 and r=1
ouput
q=1 and also
qb=1 so race condition occur
| Is This Answer Correct ? | 1 Yes | 0 No |
How does a cell phone works?
sir i have 57% in inter and engg having also 57% sir.now a days companys offering above 60%,but i have less percentage what will be do now,can u help me sir,plsssssssss
What is space charge width?
box1-2 box2-12 box3-350 using multiplication and division only bring 74 in box 3 in 3steps
Suppose in market 4n27 is not easily available so which opto isolator can I use at the place of this? What is 4n27
Define what is point contact diode?
What is sweep time?
pls. send me 10 years modle papers for the post of section engg. (E&C) in rrb ajmer, at my mail id i.e. praveen.yugal@gmail.com.
what is the diff btw address and memory location?
Darlington is used for ??
Actually i am new to vhdl, i want to know how to declare the procedure and how to call the procedure in test bench for VHDL.... Please send answer for that...?
which is the connection oriented protocal? tcp, udp,both or none of them........
Civil Engineering (5086)
Mechanical Engineering (4456)
Electrical Engineering (16639)
Electronics Communications (3918)
Chemical Engineering (1095)
Aeronautical Engineering (239)
Bio Engineering (96)
Metallurgy (361)
Industrial Engineering (259)
Instrumentation (3014)
Automobile Engineering (332)
Mechatronics Engineering (97)
Marine Engineering (124)
Power Plant Engineering (172)
Textile Engineering (575)
Production Engineering (25)
Satellite Systems Engineering (106)
Engineering AllOther (1379)