Answer Posted / ketan
yes the above answer is true and this condition arises as the time period of the flip flop clock is less than the time period of input clock. so as long as the input clock stays high output of flip flop will keep changing.
this can be avoided by using master slave flip flop in which two jk flip flop are connected but each is provided complementary clock pulse i.e. if master has high clock pulse than slave will be having low clock pulse. so till the clock pulse of master flip flop is high then slave clock pulse will be low, and it's output will not change and when slave has high clock pulse then output will change and in that case master will be inactive as it's clock pulse will be low.
| Is This Answer Correct ? | 6 Yes | 0 No |
Post New Answer View All Answers
What is meant by dc chopper?
I have applied for the post of Assistant Instrumentation Engneer in IOCL and need urgently IOCL sample paper please help me.
i am using LM7805 for my project in which 12v dc supply is given.how should i calculate the values of C0 and C1?
what is receiver device in ir receiver which catch over signal of ir?
What is the difference between synchronous and asynchronous counters?
how to write test cases?
write the expression for a multiple Pi section filter's ripple factor?
What is the maximum or minimum value of tv in msa to calculate r&r?
Draw the current Vs time graph for an inductor connected to a d.c. source. How will you measure power of a transmissioon line? Tell all the steps alongwith the components used in power generation. Which law governs the induced emf?
Define what do you understand by collector reverse saturation? In which configuration does it have a greater value?
For how much time F-1 vissa is valid?
Define input offset current.
How to manufacture the cmos inverter?
Explain why vestigial side band is used in tv signal transmission?
important questions about sip and ims protocols
