what is race around condition?
in which flop it will occur?
how to remove?
Answers were Sorted based on User's Feedback
Answer / so0urav ghosh
if
1)tc(time period of clock pulse)>
time period of ff o/p pulse
2)both i/p of J-K ff is high
3)level triggered
then the o/p of J-K ff toggles.this is known by
RACE-AROUND condition
in J-K ff, it occur
it can be removed by MASTER-SLAVE J-K ff
Is This Answer Correct ? | 11 Yes | 0 No |
Answer / jai sharma..... from meerut
When both input of s r or j k ff is high , then output is undetermined .... it is occur due to the greater propogation time of input as compared to Time of output pulse...... it can be removed by using master slave condition.....
Is This Answer Correct ? | 1 Yes | 0 No |
Answer / sohini
SR flip flop has the race-around condition.when both the inputs are high, the output enters a condition which is forbidden. A D-flip flop can be used to rectify this condition so that both the inputs are never in the same state.
Is This Answer Correct ? | 9 Yes | 14 No |
what is the difference between electronics and electrica?
4. What is the command from BSC to check the alarm in BTS
16:16::25:? A]25 B]16 C]32 D]1
2 Answers Bhel, MahaGenco, Syntel,
what is the difference between cdma and gsm
what is communication
Can anyone help me in the interview questions for RVNL site engineer in EC?
Draw the block diagram of a 128 line EPABX and explain its operation?
What are two types of components to produce the op-amp
if UT=4v & V LT=-2v the hysteresis voltage is equal to....?
hai iam venkat iam appering RRB exam chennai on 23 nov 2008. pls help me wat kind of questions i to prepare? mail {venkiremo_krv@yahoo.co.in]
Hello all, My self Chandra Sekhar.Are there any certifications are there in Embedded Systems. If there, please provide me the details. My Mail ID: chandra_sas@yahoo.co.in
can u tell me a simple mini project for electronics ...........i m a beginner