Answer / k.shanmugasiva

Setup time :It is the minimum time before the clock edge
the input should be stable.

Hold time:It is the minimum time the input should be
present stable after the clock edge

Answer / pari princess

yes its rite...bt wats the requirement for the setup nd hold
time violations???

Answer / vinit panchal

when we are giving a clock pulse to flip flop then it will produce output. time require between giving a clock pulse and producing output is called the setup time after producing output how much time it should be hold the output it is called the hold time.in another way we can say that
in rising edge in clock pulse it is called setup time and the time between rising edge and falling edge is called the holding time.

Answer / saifi4u01

setup time:- it is the time taken by the flip-flop to change the value of it's output about 50%.
hold time:- when input hasbeen changed then the time taken by the flip flop to decrease its output value about 50%.

Answer / chandru

no idea

5. The determinant of matrix <image> is (a) 1 (b) 9 (c) 15 (d) 21

1 Answers   BSNL,

What are MVI Files and Dump Files?

1 Answers   HB, Nokia,

What is resistive diode?

1 Answers   Infosys,

How many TRx use in one BSC.

15 Answers   Ericsson, Huawei,

How can we measure the Refractive Index of a 2 m long optical fiber?

1 Answers   Ascon, DRDO, ETA,

The magnitude of electrostatic force between two identical positive ions that are separated by a distance of 5.0 x 10– 10 m is 3.7 x 10–9 N. (a) What is the charge of each ion? (b) How many electrons are “missing” from each ion?

0 Answers  

What is the need of filtering ideal response of filters and actual response of filters?

2 Answers   ABB, HCL, iFlex, Infotech, Kirloskar, NCR, Sunflag Steel, TCS, Unitek, Wipro,

why the circuit turn off time should be greater than thyristor turn off time?

0 Answers  

plz send me any one gate papers

0 Answers  

What is the magnetic susceptibility of a paramagnetic material?

0 Answers   C DAC, CDAC,

Explain the main advantages of synchronous circuit?

0 Answers  

For the cmrr to be infinite what will be the condition?

0 Answers