if in cmos inverter we relpaced the nmos wid pmos thn what
will happened
Answers were Sorted based on User's Feedback
Answer / anas
depends on the size of upper pull up pmos and pull down pmos
circuit will work. if pmos close Vdd is more stronger then
for input zero output will be close to Vdd.then for input 1
there is no pull down path, hence output will stuch at high
state. so always high voltage at the output. if Pmos close
to ground is high then the condition will be just opposite
to the above one.
Is This Answer Correct ? | 1 Yes | 0 No |
Answer / anusha
results in metastable state...i,e the output will remain in undefined state when input is low.when high output is zero.
Is This Answer Correct ? | 1 Yes | 2 No |
can anyone suggest good link for getting study material fordigital logic circuits?
what is the difference between electricle and electronics?
Please give the model or previous year question paper for the lecture post in government Engineering College (Electronics and Communication)
what is sum of 1 and 2?
1 Answers Hella, IBM, NTT Data,
plz tell me the syllabus for airport authority of india recruitment for the post of Jr. electronics engineer.let me know whether written test will be a aptitude test or technical??
hai i need bhel model question paper for supervisor plz send this mail id bernatin@gmail.com
0 Answers AAI Airports Authority Of India,
Tell me why Up link Frequency is more than Down link frequency.?
Explain how to measure frequency without cro?
. If we have a parallel plate capacitor of plate area 'A' and plate separatoin t and having a capacity C and a metallic plate r of area A and of negligible thickness is introduced in the capacitor at a distance from either of the two plates as shown in the given figure then the capacity of the capacitor will become a.) b.) C c.) 2C d.) 4C
What is conductor?
What is an instrumentation amplifier and the need for?
how a log ratio amplifier works?