if in cmos inverter we relpaced the nmos wid pmos thn what
will happened
Answer Posted / anas
depends on the size of upper pull up pmos and pull down pmos
circuit will work. if pmos close Vdd is more stronger then
for input zero output will be close to Vdd.then for input 1
there is no pull down path, hence output will stuch at high
state. so always high voltage at the output. if Pmos close
to ground is high then the condition will be just opposite
to the above one.
| Is This Answer Correct ? | 1 Yes | 0 No |
Post New Answer View All Answers
Explain what is pulse logic system?
Define offset voltage as applied to an op-amp.
box1-2 box2-12 box3-350 using multiplication and division only bring 74 in box 3 in 3steps
what happen when the rectifier circuit is connect with the tube light?
what is the universal communication protocol?
Tell me in a mosfet, what does the pinch off voltage refers to?
What is TA? Why do we need TA?
important questions about sip and ims protocols
why did the ground terminal place in 3ble plug?
What are the disadvantages of continuous gating signal?
Which of the following protection methods is NOT supported by FlexiHoppers with FIU19(E)?
Explain why are the 2 input terminals of an op-amp are called as inverting & non-inverting terminals?
Sir, Plz send the last 5 yrs ques papers for Railway board's section engineer post. Thanks, c_k_chand@yahoo.co.in
One thing you should remember while trying to solve a math series is that math skills are generally not that important, but rather a vulture’s eye is required to get a strong hold on the unusual, yet a craziest of the logical minds is. Keep this in mind and try to complete the sequence with the appropriate number: 201315, 71280, 9253, 212, ?
Explain what is the purpose of the package around a microprocessor silicon die?