Answer / refedo

1. Verilog is based on C, while VHDL is based on Pascal and Ada.

2. Unlike Verilog, VHDL is strongly typed.

3. Ulike VHDL, Verilog is case sensitive.

4. Verilog is easier to learn compared to VHDL.

5. Verilog has very simple data types, while VHDL allows
users to create more complex data types.

6. Verilog lacks the library management, like that of VHDL.

Read more: Difference Between Verilog and VHDL | Difference
Between
http://www.differencebetween.net/technology/difference-between-verilog-and-vhdl/#ixzz0ti9ocWih

Answer / suraj thakur

verilog is use in mobile fabrication and VHDL is use in
digital ckt fabrication.

What Are The Advantages Of Spread Spectrum?

0 Answers   Ericsson,

---

write a c programme for add of two numbers with out use of arthematic operators

0 Answers  

---

What is a difference between ISDN PRI & Channelised E1 ?

4 Answers   Bharti,

---

What are monitoring methods for electronics activities?

0 Answers  

---

wat should be the main steps for qualifying gate.

0 Answers  

---

What is the height of ESMA card?

0 Answers   HAL, NSN,

---

Hello friends... This is pavan iam 2011 batch passout in ece..I got 70% be ...Even though struggling hard to get job in testing...So pls suggest me some consultancies..To get job and pls fill some hopes in my life...

0 Answers  

---

Can fuses with an ac voltage rating be used in a dc applications?

0 Answers  

---

How to measure frequency without cro?

0 Answers  

---

What is Latch on?

3 Answers   NSN,

---

What are semiconductor devices?

0 Answers  

---

Give the typical value of bias current for ca741 operational amplifier.

0 Answers  

---