Answer / refedo

1. Verilog is based on C, while VHDL is based on Pascal and Ada.

2. Unlike Verilog, VHDL is strongly typed.

3. Ulike VHDL, Verilog is case sensitive.

4. Verilog is easier to learn compared to VHDL.

5. Verilog has very simple data types, while VHDL allows
users to create more complex data types.

6. Verilog lacks the library management, like that of VHDL.

Read more: Difference Between Verilog and VHDL | Difference
Between
http://www.differencebetween.net/technology/difference-between-verilog-and-vhdl/#ixzz0ti9ocWih

Answer / suraj thakur

verilog is use in mobile fabrication and VHDL is use in
digital ckt fabrication.

What is an integrated circuit?

1 Answers  

---

7. Orange LED on RRI card is glowing – what is the indication?

0 Answers   NSN,

---

box1-a box2-b box3-c get 3a-2b-c in box3 using only subtract 3steps

0 Answers   Godrej,

---

Which filter has the highest q factor?

0 Answers  

---

What is the main differnce between the SCADA and HMI also what is DCS?

0 Answers   Maestro,

---

what is the function of DVJA card in Nokia BTS &how it work

2 Answers   TNS,

---

* ** *12* *123* *1234* *12345* *123456* ********

0 Answers   DRDO,

---

What actually is a light peak?

1 Answers  

---

due to the usage of mobile phones which animal can not live in this universe and why....

1 Answers   DELL,

---

why we cant ermove total hard ness of water

0 Answers  

---

Tell me why do we convert frequency domain to laplace domain?

0 Answers  

---

What electronics are involved to build a device like a guitar tuner where you press a button to get a specific tone?

0 Answers  

---