Answer / refedo

1. Verilog is based on C, while VHDL is based on Pascal and Ada.

2. Unlike Verilog, VHDL is strongly typed.

3. Ulike VHDL, Verilog is case sensitive.

4. Verilog is easier to learn compared to VHDL.

5. Verilog has very simple data types, while VHDL allows
users to create more complex data types.

6. Verilog lacks the library management, like that of VHDL.

Read more: Difference Between Verilog and VHDL | Difference
Between
http://www.differencebetween.net/technology/difference-between-verilog-and-vhdl/#ixzz0ti9ocWih

Answer / suraj thakur

verilog is use in mobile fabrication and VHDL is use in
digital ckt fabrication.

What is CMRR? Explain briefly.

39 Answers   ABC, Honeywell, NTPC, Wipro,

---

What is the different bitween BSc(Eng)& BEng Degrees?? please answer this.i have to choose one & i want to do the best.

1 Answers  

---

Explain how to convert design gray to binary code?

0 Answers  

---

to print 1 to 10 numbers using do while loop

2 Answers  

---

What is the work of Bus cable, Power cable and Er cable in nokia flexi edge bts.

0 Answers   TATA,

---

Tell me something about IN call Flow and what is the difference between the flows in both GSM and CDMA technologies?

0 Answers   Huawei,

---

define conversion time.

0 Answers  

---

how many maximum signaling link can be created between two gsm switches and why?

0 Answers   Ericsson,

---

what is perfect balance in opamp?

0 Answers  

---

What is the purpose of the package around a microprocessor silicon die?

0 Answers  

---

What is the written test pattern of hyundai company

1 Answers   Hyundai,

---

how a DPAD converts voltage to current?

0 Answers   Dr Reddys,

---