WHAT IS THE DIFFERENCE B/W VERILOG AND VHDL
- 2 Answers
- 11510 Views
- Infosys, TCS, I also Faced
- E-Mail Answers
Answer Posted / suraj thakur
verilog is use in mobile fabrication and VHDL is use in
digital ckt fabrication.
| Is This Answer Correct ? | 4 Yes | 8 No |
Post New Answer View All Answers
What is a logic gate?
Where pll is widely used?
The number of columns in a state table for a sequential circuit with m flip-flops and n inputs is
hey any one has sample placement papers for citrix r&d, bangalore, pls send it to me on ecpradeep2006@gmail.com, i have got my tests on 3rd sep
radar
How can a thyristor turned off?
Define angle and amplitude modulation? What is noise in modulation?
how to interface hall effect sensor with 8051 microcontroller?
Draw the symbol of jfet and mosfet.
behaviour of capacitor & inductor in ac circuits at t=0 & t=infinity.
What is pass band?
Draw vi characteristics of pn junction diode.
Why opamp called direct coupled high differential circuit?
What is transistor?
What is the difference between synthesised frequency hopping and base band frequency hopping?
