how 2 design a mod 6 synchronous counter using jk flip flop?

Question Posted / paru

3 Answers
23420 Views
I also Faced
E-Mail Answers

Answers were Sorted based on User's Feedback

how 2 design a mod 6 synchronous counter using jk flip flop?..

Answer / aniket

binary for 6 is 110..we will need 3 MS JK FF i.e. using ic
7476....we need to design a truth table for that...
till state 0 to 5(6 states) put your o/p as 1...ie.e those
are valid states and for the remaining ones those are the
invalid states....then draw k-map and design the
combinational logic....put all ur preset and J0 K0..i/ps of
FF to logic 1 and accordingly clock the FF
and put the o/p of the combinaional logic to the clear of
thr ff......in order to clear the states after 5th.....

hope this was usefull....

Is This Answer Correct ?

33 Yes

8 No

how 2 design a mod 6 synchronous counter using jk flip flop?..

Answer / d.g.bhat

mod-6 counter has 6 states,i.e, 0 to 5.
the binary form of 6 is 110, therefore 3 jk flipflops are
required to represent each bit. the ic used is 7476 or 74112.
first one should be clear with exitation table of jk.
then we should construct the transition table consisting of
present states, next states and flip flop inputs.. then
using this table k-map should be filled to obtain the design
equations for the circiut.lastly circiut should be
implemented and should be checked for proper working.

Is This Answer Correct ?

6 Yes

4 No

how 2 design a mod 6 synchronous counter using jk flip flop?..

Answer / jignesh patel

mod-3 synchronous counter using j-k flipflop

Is This Answer Correct ?

26 Yes

31 No

Post New Answer

More Electronics Communications Interview Questions

Definition of power electronics?