how 2 design a mod 6 synchronous counter using jk flip flop?
- 3 Answers
- 23421 Views
- I also Faced
- E-Mail Answers
Answer Posted / aniket
binary for 6 is 110..we will need 3 MS JK FF i.e. using ic
7476....we need to design a truth table for that...
till state 0 to 5(6 states) put your o/p as 1...ie.e those
are valid states and for the remaining ones those are the
invalid states....then draw k-map and design the
combinational logic....put all ur preset and J0 K0..i/ps of
FF to logic 1 and accordingly clock the FF
and put the o/p of the combinaional logic to the clear of
thr ff......in order to clear the states after 5th.....
hope this was usefull....
| Is This Answer Correct ? | 33 Yes | 8 No |
Post New Answer View All Answers
hi i am rajini i want rrb previous question papers with answers can you tell please where i can get it
will you provide me NTPC exam?
What are the applications of multiplexer (mux)?
What happens when an inverter is placed between both inputs of s-k flip flop?
A FIU19(E) units Flexbus LED is flashing. What is the meaning?
Ripple as referred to in a rectifier circuit.
I am working in a private software firm for past two years and now i want to switch to electronics company ... if they ask me ==>what I was doing for the past two years what would the appropriate answer to this ... please reply !
In Telecom, While call set up what are the Masseges will flow from all network element to each other.
Why do we need Interview?
What is transformer utilization factor?
what type of quesions asks in interview?
In order to find out stack fault of a three input nand gate how many necessary input vectors are needed ?
write a program that changes 74H to 47H in 8085 assembly programming
What is meant by fm control in a dc chopper?
Explain what is the tri state of a signal?
