Interested to Buy Any Domain ? << Click Here >> for more details...
how 2 design a mod 6 synchronous counter using jk flip flop?
- 3 Answers
- 24475 Views
- I also Faced
- E-Mail Answers
Answer Posted / aniket
binary for 6 is 110..we will need 3 MS JK FF i.e. using ic
7476....we need to design a truth table for that...
till state 0 to 5(6 states) put your o/p as 1...ie.e those
are valid states and for the remaining ones those are the
invalid states....then draw k-map and design the
combinational logic....put all ur preset and J0 K0..i/ps of
FF to logic 1 and accordingly clock the FF
and put the o/p of the combinaional logic to the clear of
thr ff......in order to clear the states after 5th.....
hope this was usefull....
| Is This Answer Correct ? | 33 Yes | 8 No |
Post New Answer View All Answers
What is the purpose of using data modem.
How can the race-around problem be solved?
Define what is engineering?
hi freinds my name is lokesh and i am preparing for bel so anybody having bel question papers can please send to my mail-loki_426@yahoo.com
i am using LM7805 for my project in which 12v dc supply is given.how should i calculate the values of C0 and C1?
Do you know q-meter works on which principal?
Explain what kind of negative feedback is present in a noninverting op-amp.
how can i prepare for the apgenco can u send old qps to jeedipally@gmail.com
What is a multimeter?
Why the actual q-factor of the coil is someexplain what larger than the calculated q-factor?
I am working in a private software firm for past two years and now i want to switch to electronics company ... if they ask me ==>what I was doing for the past two years what would the appropriate answer to this ... please reply !
please send the model written test papers to pandu476@rediffmail.com for ET
What is half duplex transmission?
What is a zener diode?
In Traffic Manager, What is the Use for Zero (0) timeslot.
