Interested to Buy Any Domain ? << Click Here >> for more details...
What are set up time & hold time constraints What do they
signify Which one is critical for estimating maximum clock
frequency of a circuit?
- 1 Answers
- 9949 Views
- AMD, I also Faced
- E-Mail Answers
Answer / vinita jain
Set up time constraint signifies how late the input signal
can arrive before the active edge of the flip-flop. Smaller
the set up time, the better.
Hold time on the other hand signifies how long the value at
the input needs to be held stable after the the active edge.
Again the smaller the hold time, the better.
For estimating maximum clock frequency, set up time is critical.
| Is This Answer Correct ? | 27 Yes | 1 No |
Define psp?
With 12 mhz clock frequency how many instructions (of 1 machine cycle and 2 machine cycle) it can execute per second?
What is meant by priority of interrupt?
What are the sources of an interrupt?
What is non-maskable interrupts?
What is system bus?
what differences can you state between the hlt and hold states?
What are the flags in 8086?
What is stack pointer?
What is the purpose of a buffer register in reference to 8085?
Define crossbar switching with reference to 8086?
Name 5 different addressing modes?
86 Family 
