What are set up time & hold time constraints What do they
signify Which one is critical for estimating maximum clock
frequency of a circuit?
- 1 Answers
- 8884 Views
- AMD, I also Faced
- E-Mail Answers
Answer / vinita jain
Set up time constraint signifies how late the input signal
can arrive before the active edge of the flip-flop. Smaller
the set up time, the better.
Hold time on the other hand signifies how long the value at
the input needs to be held stable after the the active edge.
Again the smaller the hold time, the better.
For estimating maximum clock frequency, set up time is critical.
| Is This Answer Correct ? | 27 Yes | 1 No |
If a1M1× DRAM requires 4 ms for a refresh and has 256 rows to be refreshed, no more than __________ of time must pass before another row is refreshed.
What is the bhe signal? Explain its significance?
The interrupt response time is determined by?
What are the functions of base registers?
What are issues related to stack and bank 1.?
List some analog modulation techniques.
Give a circuit to divide frequency of clock cycle by two ?
What are wait states in microprocessors?
Can you name the different types of processor?
Explain in steps what happens when an interrupt occurs?
Which bit of the flag register is set when output overflows to the sign bit?
Explain what is microcontroller?
86 Family 
