Interested to Buy Any Domain ? << Click Here >> for more details...
What are set up time & hold time constraints What do they
signify Which one is critical for estimating maximum clock
frequency of a circuit?
- 1 Answers
- 9715 Views
- AMD, I also Faced
- E-Mail Answers
Answer / vinita jain
Set up time constraint signifies how late the input signal
can arrive before the active edge of the flip-flop. Smaller
the set up time, the better.
Hold time on the other hand signifies how long the value at
the input needs to be held stable after the the active edge.
Again the smaller the hold time, the better.
For estimating maximum clock frequency, set up time is critical.
| Is This Answer Correct ? | 27 Yes | 1 No |
What is the difference between isr & function call?
Explain the working of a binary counter?
What is lookup table microcontroller?
Can an rc circuit be used as clock source for 8085?
What are the Interrupts available in 8051 microcontroller?
Explain two ways of converting a two input nand gate to an inverter?
Define the 8085 instruction format and their classification according to word size?
What is meant by address space? What is meant by address space partitioning?
Classify interrupts on the basis of signals. State their differences.
what type of registers contains an (INTEL) CPU?
Mention the types of programmed data transfer?
Discuss 3 states signals io/m,s0,s1?
86 Family 
