Interested to Buy Any Domain ? << Click Here >> for more details...
What are set up time & hold time constraints What do they
signify Which one is critical for estimating maximum clock
frequency of a circuit?
- 1 Answers
- 9950 Views
- AMD, I also Faced
- E-Mail Answers
Answer Posted / vinita jain
Set up time constraint signifies how late the input signal
can arrive before the active edge of the flip-flop. Smaller
the set up time, the better.
Hold time on the other hand signifies how long the value at
the input needs to be held stable after the the active edge.
Again the smaller the hold time, the better.
For estimating maximum clock frequency, set up time is critical.
| Is This Answer Correct ? | 27 Yes | 1 No |
Post New Answer View All Answers
What is baud rate?
What is an interrupt? List various types of interrupts available in 8051 microcontroller?
Explain the purpose of the status register?
What is function of ale in 8085 microprocessor?
Explain briefly the string addressing mode with the help of an example?
What is meant by address space? What is meant by address space partitioning?
Explain about interrupt driven mode of data transfer
Explain the differences between the nmi and intr
Explain in steps what happens when an interrupt occurs?
How many types memory mgt can divided?
Which interrupts are generally used for critical events?
On a scale of one to ten, rate me as an interviewer now 26 which stack is used in 8086?
What are the functions of base registers?
Differentiate between hardware and software interrupts and state examples for both?
What are the various criteria to choose the microcontroller?
