what is hold time for flip flop?

Question Posted / uttam

2 Answers
5901 Views
I also Faced
E-Mail Answers

Answers were Sorted based on User's Feedback

what is hold time for flip flop?..

Answer / hari

Hold time is the minimum amount of time the data signal should be held steady after the clock event so that the data are reliably sampled. This applies to synchronous input signals to the flip-flop

Refer the following image inorder to visualize hold time

https://en.wikipedia.org/wiki/File:FF_Tsetup_Thold_Toutput.svg

Is This Answer Correct ?

10 Yes

0 No

what is hold time for flip flop?..

Answer / reshma

the time at which the input signal is steady

Is This Answer Correct ?

1 Yes

2 No

Post New Answer

More Electronics Communications Interview Questions

what is setup time and hold time for a flip flop??

5 Answers

what is the syllabus of MAHAGENCO written exam held in NOV/DEC 2009

2 Answers Electronics, MahaGenco,

how synchronous motor use to improve the power factor

0 Answers

Which uplink/downlink spectrum is allocated to DCS-1800?

0 Answers

Define what is back diode?

0 Answers

what is microprocessor and microcontroller

4 Answers

draw the interface diagram of 8085 microprocessor having input ports at 23H, 2FH, EFH, and output ports at 44H, 2FH, EFH, and FFH using NAND gates only.

0 Answers

What is the function of TRAU?

0 Answers NSN,

Define what happens to the series current , load current and zener current when the dc input voltage of a zener regulator increases?

0 Answers

Explain what is an inverting amplifier?

0 Answers

Which device produces voltage variable capacitor?

0 Answers

please send the last 5 years {{{JUNIOR ENGINEER - ELECTICAL, ELECTRONICS RRB CHENNAI}}} TECHNICAL question papers TO MY EMAIL ID pushpapappu@yahoo.co.in

0 Answers

For more Electronics Communications Interview Questions Click Here