Answer / hari

Hold time is the minimum amount of time the data signal should be held steady after the clock event so that the data are reliably sampled. This applies to synchronous input signals to the flip-flop

Refer the following image inorder to visualize hold time

https://en.wikipedia.org/wiki/File:FF_Tsetup_Thold_Toutput.svg

Answer / reshma

the time at which the input signal is steady

State the difference between ac and dc voltage.

0 Answers  

---

Explain the difference allen bradley and siemens plc

0 Answers  

---

how to calculate qty. of random rubble masonary in retaining wall?

0 Answers  

---

what is meant by communication?

15 Answers   Assurgent,

---

how the capacitor and battery are related in symbol,explain?

3 Answers   BARC,

---

please send me rrb gorakhpur je teli question paper

0 Answers  

---

What is tunneling?

0 Answers  

---

What is working principle of profibus and how it transfer data?

0 Answers  

---

What are the applications of the octal number system?

0 Answers  

---

what course we have to do for e&tc

1 Answers  

---

Lamps in street lighting are all connected in a) Series b) Parallel c) Series parallel d) End to End

9 Answers   Indian Ordnance Factory, Indian Railways, JE, NTPC, Ralson, RRB, Steel Plant, Vizag Steel,

---

Why does sidebands vl come in case of analog modulation?

0 Answers  

---