Answer / hari

Hold time is the minimum amount of time the data signal should be held steady after the clock event so that the data are reliably sampled. This applies to synchronous input signals to the flip-flop

Refer the following image inorder to visualize hold time

https://en.wikipedia.org/wiki/File:FF_Tsetup_Thold_Toutput.svg

Answer / reshma

the time at which the input signal is steady

what is the need for modulation?

13 Answers  

---

What is the difference between drift current and diffusion current?

3 Answers  

---

What is coaxial cable?

2 Answers   CTS,

---

What are the properties of roc for z-transform?

0 Answers  

---

what is Active device and Passive device?

9 Answers  

---

---

what is TRANSDUCERS?

11 Answers  

---

What is 1:1 mixture in manganese ferrites?

0 Answers   C DAC, CDAC,

---

Write the definition of the duality theorem?

0 Answers  

---

State the differences between a flip-flop and a latch?

0 Answers  

---

What do you mean by traffic profile?

0 Answers   Ooredoo,

---

what are components used in LED message display board

2 Answers  

---

What is multiplexing?

0 Answers  

---