what is hold time for flip flop?
Answers were Sorted based on User's Feedback
Answer / hari
Hold time is the minimum amount of time the data signal should be held steady after the clock event so that the data are reliably sampled. This applies to synchronous input signals to the flip-flop
Refer the following image inorder to visualize hold time
https://en.wikipedia.org/wiki/File:FF_Tsetup_Thold_Toutput.svg
| Is This Answer Correct ? | 10 Yes | 0 No |
Why is fet known as a unipolar device?
which modulation will be suitable for transmitting audio file? is there any transformation needed for transmission?
i need PCB design interview question??? if anybody have means please give it us
why we cant ermove total hard ness of water
what is operating ratio in railway
Explain when a sample of germanium and silicon having same impurity density are kept at room temperature then resistivity of silicon will be higher than that of germanium, why?
which exam date in wbsedcl in 2009
what is the use of matched filter at the reciever side?
Explain what is a truth table?
Define what is the mechanism by which conduction takes place inside the semiconductor?
what is the diffrence between S7 200 & S7 300 plc
Explain what are the advantages of using a voltage follower amplifier?
Civil Engineering (5086)
Mechanical Engineering (4456)
Electrical Engineering (16639)
Electronics Communications (3918)
Chemical Engineering (1095)
Aeronautical Engineering (239)
Bio Engineering (96)
Metallurgy (361)
Industrial Engineering (259)
Instrumentation (3014)
Automobile Engineering (332)
Mechatronics Engineering (97)
Marine Engineering (124)
Power Plant Engineering (172)
Textile Engineering (575)
Production Engineering (25)
Satellite Systems Engineering (106)
Engineering AllOther (1379)