Answer / hari

Hold time is the minimum amount of time the data signal should be held steady after the clock event so that the data are reliably sampled. This applies to synchronous input signals to the flip-flop

Refer the following image inorder to visualize hold time

https://en.wikipedia.org/wiki/File:FF_Tsetup_Thold_Toutput.svg

Answer / reshma

the time at which the input signal is steady

What are the different turn on methods of scr?

0 Answers  

---

Convert the 16 W power into dBm.

1 Answers   NSN,

---

A number when divided by D leaves a remainder of 8 and when divided by 3D leaves a remainder of 21 . What is the remainder left, when twice the number is divided by 3D?

2 Answers  

---

The amount of thickness of the metal sheet that can be welded by ultrasonic welding is

0 Answers   HAL,

---

Why we are using SDH Microwave instead of PDH?

2 Answers   HFCL,

---

hi my name is saikiran ,iam an betch in electronic and communication i got i-20 in npu and iam having 24 backogs gre 860 ielts 5.5,how i should define my seif so please give me appropriate answer i need some help

0 Answers  

---

Explain the difference between masking and non-masking?

0 Answers  

---

What is the difference between CAT 5e communication cable & CAT4 Communication cable

0 Answers  

---

How to find resistivity?

0 Answers  

---

hi friends can u plz give me some tips on how to prepare for technical interview in E.C.I.L.

0 Answers   Ecil,

---

how an induction motor works?

1 Answers  

---

please somebody who have asked questions related to electronic and communication eng siemens 2010-2012 post here

0 Answers   Siemens,

---