Can i please VHDL code for D-Latch with clear input ?? (HINT: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs and Outputs: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

0 Answers  

---

is try block possible without catch block?

3 Answers  

---

what are methods we have in connection pooling

1 Answers   Wipro,

---

can we use commit,rollback in triggers and how?

0 Answers   Sierra Atlantica,

---

what is microprocessor?

1 Answers   HCL,

---

What is autocall macro and how to create autocall macro? what is the use of it?

0 Answers   GE,

---

hi, i'd like to know how do you set lines in a page for Smartforms? thanks in advance

1 Answers   SAP Labs,

---

why we use mantis? what u mean mantis in IT trends? addvantages of mantis?

0 Answers   HCL, Sacred Heart College,

---

Write a program to read and print a text file on screen

1 Answers   Peerless,

---

I am taking the bmc control m/enterprise manager 7.0 scheduling test and just wanted to see what kind of questions they would ask or if anyone has taken the test and how long it is for how many questions?

0 Answers  

---

what is difference between input parameter and output parameter.

0 Answers   NIIT,

---

Given n red balls and m blue balls and some containers, how would you distribute those balls among the containers such that the probability of picking a red ball is maximized, assuming that the user randomly chooses a container and then randomly picks a ball from that.

0 Answers   Amazon,

---