Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...




Embedded Systems Interview Questions
Questions Answers Views Company eMail

Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

Infosys,

1184

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

Infosys,

1172

Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

Infosys,

1201

Draw a 6-T SRAM Cell and explain the Read and Write operations

Infosys,

1336

Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

Infosys,

1713

You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

Infosys,

1614

What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

Infosys,

1420

Draw a CMOS Inverter. Explain its transfer characteristics

Infosys,

1231

How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

Infosys,

1246

For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

Infosys,

1343

For CMOS logic, give the various techniques you know to minimize power consumption

Infosys,

1452

What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

Infosys,

1316

Draw the SRAM Write Circuitry

Infosys,

1247

Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram

Infosys,

1535

Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

Infosys,

1340


Un-Answered Questions { Embedded Systems }

Explain why do you use two ground pins in microprocessor 8086?

1157


Explain the working of Insights of a pass gate ?

1303


What are the Advantages and disadvantages of Mealy and Moore?

1344


Explain me what is kernel paging?

850


What is meant by cross-compiler?

1272


Explain depletion region.

1095


What is the importance of linear and circular convolution in signals and systems?

1119


Discuss the concept of yagni and explain something you did recently that adhered to this practice.

827


Tell me what is isr?

900


What is the condition to be satisfied for stability?

936


What value do daily builds, automated testing, and peer reviews add to a project? What disadvantages are there?

899


Define word?

1156


What is the significance of watchdog timer in es?

882


Accessing fixed memory locations

976


Which interrupt in the 8086 has the highest priority?

1169