Answer Posted / suraj kumar

j k Qn Qn+1 s r
0 0 0 0 0 x
0 0 1 1 x 0
0 1 0 1 1 0
0 1 1 1 x 0
1 0 0 0 0 x
1 0 1 0 0 1
1 1 0 1 1 0
1 1 1 0 0 1
then solve k-map for s and r
in case of s three variable j,k and Qn like three bit k-map solve
so s=j.Qn
r=k.Qn'
then make a circuit of sr flip-flop and join Qn and Qn+1 with sr flip-flop and make jk flip-flop.
sr latch

Define resolution of a data converter.

1069

---

Can any one please send me the hpcl question papers or pattern for ece branch please mail to sweetyastweety@gmail.com

2132

---

Plz send me some sample papers on OCES papers. I am appearing in OCES/DGFS-2009.Plz inform me by my emailid- subhabrata03851@gmail.com

3442

---

What problem arise if we use regulators without/before filters?

992

---

hello i have applied for group 2 exams but i didn't got my hall ticket till now can anyone please tell me what to do.

1925

---

What is an instrumentation amplifier and the need for?

1029

---

Define what is a rectifier?

1103

---

documentation on improved trace buffer via Selective Data Capture Using 2-D Compaction for Post-Silicon Debug

1959

---

what is pulse logic system?

1062

---

What is a scrambler? Explain its operation

2640

---

define drain resistance

1002

---

Convert 1024 (in decimal) to octa and hexadecimal form

1162

---

Which of the two semiconductor materials si or ge has larger conductivity at room temperature? Why?

1254

---

How many TRXs are supported in Nokia Metrosite

2382

---

What does ce mean. You will see it on almost every chip(ic)?

983

---