1,what is the different between signal and variables in VHDL? 2,what is the different between function and procedure in VHDL?

1 Answers   Bosch,

---

21. Which of these schemes introduces a minimum delay? A.FIFO b.round robin c.priority d.

2 Answers   Bosch,

---

Hai Frds i want to join in testing tools course , plee tel me which was the Best institute, plsss reply me, i am waiting for ur reply....

0 Answers  

---

i want to held the examination of the bpsc.pl gave the condition &prepare to eam &whose subjet are chose

0 Answers  

---

What is the difference between demultiplexer and decoder?

0 Answers  

---

Is it possible to calculate a voltage for microwave energy generating in oven? Is there any formula relating frequency and voltage and it should be independent of speed?

0 Answers  

---

please send me rrb gorakhpur je teli question paper

0 Answers  

---

hi freinds my name is lokesh and i am preparing for bel so anybody having bel question papers can please send to my mail-loki_426@yahoo.com

0 Answers   BEL,

---

why digital signals are preferred over analog in com?

7 Answers  

---

what is the different between gsm and cdma?

0 Answers   Reliance,

---

what is hardware interrupt?

2 Answers   BEL, InfoCom,

---

self supporting course and sandwich course are same

0 Answers  

---