Draw a Transmission Gate-based D-Latch?
Answer / john.d
The Transmission-Gate input is connected to the D_LATCH
data input (D), the control input to the Transmission-Gate
is connected to the D_LATCH enable input (EN) and the
Transmission-Gate output is the D_LATCH output (Q)
| Is This Answer Correct ? | 9 Yes | 2 No |
What is the purpose of Program Counter in a Micro - Processor?
Mention the types of interrupts that 8085 supports?
Give truth table for a half adder, give a gate level implementation of the same?
What is single stepping and how can it be achieved on the 8086?
Where the data is transferred in a DMA write operation?
Give an example of a combined addressing mode instruction?
What is the position of the stack pointer after the pop instruction?
What are the interrupts of 8086?
What are the types of interrupts from type 0 to 4
Explain the addresses which are bit addressable?
What are the different functional units in 8086?
what are the differences between isolated i/o and memory mapped i/o