why we most prefer negative clock input(negative level) most
in all flip flop answer
Answers were Sorted based on User's Feedback
Answer / pujitha
because fall time is less than rise time...so the input can
be applied faster to the circuit..delay is less
Is This Answer Correct ? | 3 Yes | 1 No |
Answer / shubham
to maintain synchronisation... bec all the signals are taken as active during +ive level .. so to remove ambiguity we take -ive level as active for clock..
Is This Answer Correct ? | 0 Yes | 0 No |
Answer / pathugovan
negative clock input means '0'.In this flip flop we give a input in negative it invert and finaly give positive output.that why we always give negative input.
Is This Answer Correct ? | 0 Yes | 4 No |
what is a random variable?
WHAT R THE DIFFERENT CONFIGURATIONS OF FPGA
Explain the various components used in creating digital circuits?
What are the different types of communications?
What is a waveform used for in reference to electronics?
I am b.tech graduate in ECE, and looking for a linux server admin course. Will that be beneficial for me. Or shall I opt for any other course like software testing? Please suggest me.
What is the difference between MOD Bus and Profi Bus?
about your college
What are the test parameters to check the proper functionlity of TCP/IP protocol.
state barkhausen criteria?
Synaptic conduction is mostly orthodromic because
Define latching current?