why we most prefer negative clock input(negative level) most
in all flip flop answer
Answers were Sorted based on User's Feedback
Answer / pujitha
because fall time is less than rise time...so the input can
be applied faster to the circuit..delay is less
| Is This Answer Correct ? | 3 Yes | 1 No |
Answer / shubham
to maintain synchronisation... bec all the signals are taken as active during +ive level .. so to remove ambiguity we take -ive level as active for clock..
| Is This Answer Correct ? | 0 Yes | 0 No |
Answer / pathugovan
negative clock input means '0'.In this flip flop we give a input in negative it invert and finaly give positive output.that why we always give negative input.
| Is This Answer Correct ? | 0 Yes | 4 No |
What is The Difference B/w Routine Backup & Quaterly Backup of switch
What is the advantega and disadvantage of SCPC(Single Channel Per Carrier) ?
what is the bandwidth and band????????
How do you calculate the amount of feedback given in a negative feedback amplifier ? Illustrate
What are the applications of the octal number system?
How is the keycode calculated while interfacing a keyboard with a microprocessor?
What is single input output interface? How it is different from single ended interface?
how to interface PC and 8051 microcontroller using bluetooth
Explain capacitance, inductance, resistance.
What is point contact diode?
Explain how to manufacture the cmos inverter?
sir, pls send me 5 year previous question papers of RRB- Junior Engineer-GrII to my mail id
Civil Engineering (5086)
Mechanical Engineering (4456)
Electrical Engineering (16639)
Electronics Communications (3918)
Chemical Engineering (1095)
Aeronautical Engineering (239)
Bio Engineering (96)
Metallurgy (361)
Industrial Engineering (259)
Instrumentation (3014)
Automobile Engineering (332)
Mechatronics Engineering (97)
Marine Engineering (124)
Power Plant Engineering (172)
Textile Engineering (575)
Production Engineering (25)
Satellite Systems Engineering (106)
Engineering AllOther (1379)