why we most prefer negative clock input(negative level) most
in all flip flop answer
Answers were Sorted based on User's Feedback
Answer / pujitha
because fall time is less than rise time...so the input can
be applied faster to the circuit..delay is less
Is This Answer Correct ? | 3 Yes | 1 No |
Answer / shubham
to maintain synchronisation... bec all the signals are taken as active during +ive level .. so to remove ambiguity we take -ive level as active for clock..
Is This Answer Correct ? | 0 Yes | 0 No |
Answer / pathugovan
negative clock input means '0'.In this flip flop we give a input in negative it invert and finaly give positive output.that why we always give negative input.
Is This Answer Correct ? | 0 Yes | 4 No |
In the 8421 BCD code the decimal number 125 is written as???
explain the bandwidth requirement of a voice signal of 2kHz and a binary data signal with a rate of 2kHz
Give the expression for the vco free running frequency.
what is the last major networking problem you trouble shoot and solved on your own in the last year?
tel me the diffference between transistor and bios
What are the differences between microprocessor and micro controller?
Give two advantages of csi?
What is channel coding?
why do we use 4to20mA not a 0to20mA?
What is the ruturn loss?
There are 4 segment registers in 8086 microprocessor.Each of the segment register is of 64kb.Then (4*64)=256kb.The total memory in 8086 is 1mb.What about the rest of the memory space?
What is ARFCN? Which ARFCNs are allocated to Ufone?