Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
1208Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
1204Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
1135Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
1151Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
1663You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
1573What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
1341How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
1209For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
1280Post New Infosys Interview Questions
Compare overloading and overriding?
what is budgetory control and what are the types
How can we open .exe file?
Tell me what is seo?
What is the directory structure of a web application deployed on tomcat?
What are identifiers python?
What is canactivate in angular?
What is the importance of driver in hive?
What is a marquee?
How to set field status of wbs as mandatory, (wbs element, ntw)?
What are the cons of struts 2?
Explain jquery filter?
Is it easy to use wordpress?
What do you understand by Pair RDD?
What is pick pack and pass of goods in ewm system?