Answer Posted / jaya suriya

IN SPARTAN 3E BOARD.. THE INTERNAL CLOCK FREQUENCY IS
16MHZ... IF WE WANT TO INTERFACING THE EXT DIPLAY DEVICES
WE WON'T RUN IT WITH A NORMAL CLOCK FREQ(16
MHZ)....THATSWHY I HAVE TO CREATED NEW CLOCK PULSE WITH THE
FREQ OF 1HZ BY DEVIDING THE CLOCK..... TAKE THE NORMAL CLK
AS A REFERENCE...THIS IS KNOWN AS CLOCK DIVIDER CONCEPT...

ENTITY CLK_DIV IS
PORT(CLK: IN STD_LOGIC;
NEWCLK:OUT STD_LOGIC);
END CLK_DIV
ARCH BEH OF CLK_DIV IS
VARIABLE COUNT:INTEGER:=0;
SIGNAL CLKN:STD_LOGIC;
BEGIN
PROCESS(CLK)
BEGIN
IF CLK='1' AND CLK'EVENT THEN
COUNT:=COUNT+1;
IF COUNT=8000000 THEN
NEWCLK<= NOT CLKN
COUNT:=0;
END PROCESS;
END BEH;

What are the Factors affecting Power Consumption on a chip?

1330

---

what is SCR (Silicon Controlled Rectifier)?

1100

---

What products have you designed which have entered high volume production?

2482

---

Explain depletion region.

1094

---

What are the different classification of the timing control?

1164

---

What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

2933

---

Basic Stuff related to Perl?

2865

---

Explain what is slack?

1123

---

Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

1338

---

For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

1296

---

How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

1246

---

Explain the Charge Sharing problem while sampling data from a Bus?

4777

---

Implement a function with both ratioes and domino logic and merits and demerits of each logic?

1237

---

What is the function of chain reordering?

1120

---

How logical gates are controlled by boolean logic?

1111

---