Answer Posted / jaya suriya

IN SPARTAN 3E BOARD.. THE INTERNAL CLOCK FREQUENCY IS
16MHZ... IF WE WANT TO INTERFACING THE EXT DIPLAY DEVICES
WE WON'T RUN IT WITH A NORMAL CLOCK FREQ(16
MHZ)....THATSWHY I HAVE TO CREATED NEW CLOCK PULSE WITH THE
FREQ OF 1HZ BY DEVIDING THE CLOCK..... TAKE THE NORMAL CLK
AS A REFERENCE...THIS IS KNOWN AS CLOCK DIVIDER CONCEPT...

ENTITY CLK_DIV IS
PORT(CLK: IN STD_LOGIC;
NEWCLK:OUT STD_LOGIC);
END CLK_DIV
ARCH BEH OF CLK_DIV IS
VARIABLE COUNT:INTEGER:=0;
SIGNAL CLKN:STD_LOGIC;
BEGIN
PROCESS(CLK)
BEGIN
IF CLK='1' AND CLK'EVENT THEN
COUNT:=COUNT+1;
IF COUNT=8000000 THEN
NEWCLK<= NOT CLKN
COUNT:=0;
END PROCESS;
END BEH;

Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

3147

---

What are the various regions of operation of mosfet? How are those regions used?

1140

---

What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

2448

---

Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1664

---

What are the Factors affecting Power Consumption on a chip?

1287

---

Explain what is multiplexer?

1087

---

6-T XOR gate?

4252

---

What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

2894

---

What are the steps involved in preventing the metastability?

1128

---

Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)

1372

---

Cross section of a PMOS transistor?

4775

---

Mention what are the different gates where Boolean logic are applicable?

1133

---

What is the function of enhancement mode transistor?

1121

---

what are three regions of operation of MOSFET and how are they used?

1244

---

In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?

1021

---