Explain the concept of a Clock Divider Circuit? Write a VHDL
code for the same?
Answer Posted / jaya suriya
IN SPARTAN 3E BOARD.. THE INTERNAL CLOCK FREQUENCY IS
16MHZ... IF WE WANT TO INTERFACING THE EXT DIPLAY DEVICES
WE WON'T RUN IT WITH A NORMAL CLOCK FREQ(16
MHZ)....THATSWHY I HAVE TO CREATED NEW CLOCK PULSE WITH THE
FREQ OF 1HZ BY DEVIDING THE CLOCK..... TAKE THE NORMAL CLK
AS A REFERENCE...THIS IS KNOWN AS CLOCK DIVIDER CONCEPT...
ENTITY CLK_DIV IS
PORT(CLK: IN STD_LOGIC;
NEWCLK:OUT STD_LOGIC);
END CLK_DIV
ARCH BEH OF CLK_DIV IS
VARIABLE COUNT:INTEGER:=0;
SIGNAL CLKN:STD_LOGIC;
BEGIN
PROCESS(CLK)
BEGIN
IF CLK='1' AND CLK'EVENT THEN
COUNT:=COUNT+1;
IF COUNT=8000000 THEN
NEWCLK<= NOT CLKN
COUNT:=0;
END PROCESS;
END BEH;
Is This Answer Correct ? | 19 Yes | 13 No |
Post New Answer View All Answers
Explain the working of Insights of a pass gate ?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Draw a 6-T SRAM Cell and explain the Read and Write operations
Explain why is the number of gate inputs to cmos gates usually limited to four?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Explain Basic Stuff related to Perl?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What is Body Effect?
what is SCR (Silicon Controlled Rectifier)?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
Explain what is multiplexer?
Cross section of a PMOS transistor?
What is the difference between nmos and pmos technologies?
If not into production, how far did you follow the design and why did not you see it into production?