Interested to Buy Any Domain ? << Click Here >> for more details...
What happens to delay if you increase load capacitance?
- 3 Answers
- 18960 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / jaya suriya
pd=f *c* vdd^2
power dissipation get increases.....
propagation delay get increases....
so speed of the circuit get decreased...
| Is This Answer Correct ? | 19 Yes | 0 No |
Post New Answer View All Answers
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Cross section of a PMOS transistor?
Explain why is the number of gate inputs to cmos gates usually limited to four?
What products have you designed which have entered high volume production?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Are you familiar with the term MESI?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
What does it mean “the channel is pinched off”?
what is the difference between the TTL chips and CMOS chips?
Explain the Charge Sharing problem while sampling data from a Bus?
Insights of a 4bit adder/Sub Circuit?
How to improve these parameters? (Cascode topology, use long channel transistors)
