What happens to delay if you increase load capacitance?
- 3 Answers
- 18029 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / jaya suriya
pd=f *c* vdd^2
power dissipation get increases.....
propagation delay get increases....
so speed of the circuit get decreased...
| Is This Answer Correct ? | 19 Yes | 0 No |
Post New Answer View All Answers
For CMOS logic, give the various techniques you know to minimize power consumption
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
How about voltage source?
If not into production, how far did you follow the design and why did not you see it into production?
What's the price in 1K quantity?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Explain what is Verilog?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain the operation considering a two processor computer system with a cache for each processor.
Give various factors on which threshold voltage depends.
What is the function of tie-high and tie-low cells?
what is the use of defpararm?
Draw the stick diagram of a NOR gate. Optimize it
