Differences between D-Latch and D flip-flop?
- 17 Answers
- 60315 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / sarita bhan
Answer 3 is right. One more difference is that fllipflops
take twice the number of gates as latches
2) so automatically delay is more for flipflops
3)power consumption is also more.
| Is This Answer Correct ? | 78 Yes | 17 No |
Post New Answer View All Answers
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
How does a Bandgap Voltage reference work?
What is the function of enhancement mode transistor?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
What was your role in the silicon evaluation or product ramp? What tools did you use?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
What is the critical path in a SRAM?
Mention what are the different gates where Boolean logic are applicable?
Explain Cross section of a PMOS transistor?
What types of high speed CMOS circuits have you designed?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
What does the above code synthesize to?
