Answer Posted / nikki
This is a phenomena associated with the gate thickness of a
transistor. When the thickness of oxide is very small there
exists a possibilty that electrons pass directly between
source and gate. This is a seond order effect and limits
the scaling down of transistor size.
| Is This Answer Correct ? | 8 Yes | 0 No |
Post New Answer View All Answers
Tell me how MOSFET works.
Explain the operation of a 6T-SRAM cell?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
Explain the working of Insights of a pass gate ?
Mention what are three regions of operation of mosfet and how are they used?
What are the steps involved in designing an optimal pad ring?
Mention what are the two types of procedural blocks in Verilog?
What happens if we delay the enabling of Clock signal?
What is the difference between the mealy and moore state machine?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
Explain what is Verilog?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
What is the function of chain reordering?
what is verilog?
