Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / kanak
Let's take an example of different processors(along with
their independent caches) sharing the same memory system.
Now if this memory is a Read-Write memory and let's say
that one of the processors writes to this memory after some
data computation, all the processors need to update their
individual cache copies of the now modified memory. To do
this the concept of snooping is implemented. cache snooping
is the means by which each cache constantly
monitors/detects the bus for any write to a memory location
and if a write is found, it invalidates it current copy of
cached memory data and copies the new content over.
| Is This Answer Correct ? | 18 Yes | 1 No |
Post New Answer View All Answers
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Describe the various effects of scaling?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
What are the steps involved in designing an optimal pad ring?
What is the difference between cmos and bipolar technologies?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
What does the above code synthesize to?
Draw the SRAM Write Circuitry
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
How logical gates are controlled by boolean logic?
Explain the operation considering a two processor computer system with a cache for each processor.
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Draw a 6-T SRAM Cell and explain the Read and Write operations
