Answer Posted / amit malik

cp mistake in 1st one.
-----------------------------------

Blocking statements are executed on after another
represented by '='

Ex. lets take two variables
reg A:0;
reg B:1;
initial
begin
A = B;
B = A;
end

Ans
A = 1
B = 1

Non Blocking
instructions are executed concurrently
represented by '<='

Ex. lets take two variables
reg A:0;
reg B:1;
initial
begin
A <= B;
B <= A;
end

Ans
A = 1
B = 0

Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1541

---

Draw the Layout of an Inverter?

2443

---

What is the difference between synchronous and asynchronous reset?

1048

---

What does the above code synthesize to?

2522

---

Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers

1059

---

What is the difference between cmos and bipolar technologies?

1087

---

Implement a function with both ratioed and domino logic and merits and demerits of each logic?

3729

---

What are the different design constraints occur in the synthesis phase?

1063

---

What are the changes that are provided to meet design power targets?

1052

---

What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

1244

---

Explain the working of 4-bit Up/down Counter?

4393

---

Mention what are the two types of procedural blocks in Verilog?

1215

---

What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

2391

---

Explain depletion region.

977

---

What transistor level design tools are you proficient with? What types of designs were they used on?

5024

---