Differences between blocking and Non-blocking statements in
Verilog?
Answer Posted / amit malik
Blocking statements are executed on after another
represented by '='
Ex. lets take two variables
reg A:0;
reg B:1;
initial
begin
A = B;
B = A;
end
Ans
A = 1
B = 1
Non Blocking
instructions are executed concurrently
represented by '=>'
Ex. lets take two variables
reg A:0;
reg B:1;
initial
begin
A = B;
B = A;
end
Ans
A = 1
B = 0
Is This Answer Correct ? | 35 Yes | 18 No |
Post New Answer View All Answers
Give various factors on which threshold voltage depends.
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What are the changes that are provided to meet design power targets?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Explain the operation considering a two processor computer system with a cache for each processor.
Mention what are the two types of procedural blocks in Verilog?
What does the above code synthesize to?
what is multiplexer?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Implement F= not (AB+CD) using CMOS gates?
Explain what is slack?