Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Differences between blocking and Non-blocking statements in
Verilog?

Answer Posted / amit malik

Blocking statements are executed on after another
represented by '='

Ex. lets take two variables
reg A:0;
reg B:1;
initial
begin
A = B;
B = A;
end

Ans
A = 1
B = 1

Non Blocking
instructions are executed concurrently
represented by '=>'

Ex. lets take two variables
reg A:0;
reg B:1;
initial
begin
A = B;
B = A;
end

Ans
A = 1
B = 0

Is This Answer Correct ?    35 Yes 18 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

What is threshold voltage?

1136


For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

1205


What are the main issues associated with multiprocessor caches and how might you solve them?

2167


What transistor level design tools are you proficient with? What types of designs were they used on?

5031


Basic Stuff related to Perl?

2784


Explain sizing of the inverter?

4376


What transistor level design tools are you proficient with? What types of designs were they used on?

3395


What are the different classification of the timing control?

1058


What is look up table in vlsi?

945


Draw the SRAM Write Circuitry

1147


what is the difference between the TTL chips and CMOS chips?

1078


What are the Factors affecting Power Consumption on a chip?

1242


For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

1400


Explain what is Verilog?

1058


What are the different ways in which antenna violation can be prevented?

1078