What happens to delay if you increase load capacitance?
- 3 Answers
- 17709 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / madhu
Delay increases
| Is This Answer Correct ? | 28 Yes | 0 No |
Post New Answer View All Answers
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Tell me how MOSFET works.
Implement a 2 I/P and gate using Tran gates?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
How can you model a SRAM at RTL Level?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
Write a VLSI program that implements a toll booth controller?
What are the different measures that are required to achieve the design for better yield?
Implement F= not (AB+CD) using CMOS gates?
How logical gates are controlled by boolean logic?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
Explain how MOSFET works?
what are three regions of operation of MOSFET and how are they used?
How does a Bandgap Voltage reference work?
