What happens to delay if you increase load capacitance?
- 1 Answers
- 3045 Views
- Google, I also Faced
- E-Mail Answers
Answer Posted / shashank agarwal
Since delay=f*C*Vdd^2, delay increases with the increase in the load capacitance
| Is This Answer Correct ? | 1 Yes | 1 No |
Post New Answer View All Answers
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Explain the Charge Sharing problem while sampling data from a Bus?
What are the steps involved in preventing the metastability?
What was your role in the silicon evaluation or product ramp? What tools did you use?
What is Body Effect?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
What are the different gates where boolean logic are applicable?
What are the steps involved in designing an optimal pad ring?
What are the changes that are provided to meet design power targets?
Insights of a 4bit adder/Sub Circuit?
Draw a 6-T SRAM Cell and explain the Read and Write operations
What is the function of tie-high and tie-low cells?
Explain CMOS Inverter transfer characteristics?
How logical gates are controlled by boolean logic?
Explain the operation of a 6T-SRAM cell?
