Interested to Buy Any Domain ? << Click Here >> for more details...
What happens to delay if you increase load capacitance?
- 1 Answers
- 3570 Views
- Google, I also Faced
- E-Mail Answers
Answer Posted / shashank agarwal
Since delay=f*C*Vdd^2, delay increases with the increase in the load capacitance
| Is This Answer Correct ? | 1 Yes | 1 No |
Post New Answer View All Answers
Why does the present vlsi circuits use mosfets instead of bjts?
What are the Advantages and disadvantages of Mealy and Moore?
How does Vbe and Ic change with temperature?
What is the difference between cmos and bipolar technologies?
Explain how Verilog is different to normal programming language?
What are the different design constraints occur in the synthesis phase?
Insights of a 4bit adder/Sub Circuit?
What is the difference between the mealy and moore state machine?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
What types of CMOS memories have you designed? What were their size? Speed?
Draw a 6-T SRAM Cell and explain the Read and Write operations
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Cross section of a PMOS transistor?
What transistor level design tools are you proficient with? What types of designs were they used on?
If not into production, how far did you follow the design and why did not you see it into production?
