Answer Posted / rakesh

ibrary IEEE;
use IEEE.STD_LOGIC_1164.all;

entity DFlip_Flop is
port(
D : in STD_LOGIC;
CLK : in STD_LOGIC;
rst : in STD_LOGIC;
Q : out STD_LOGIC
);
end DFlip_Flop;

Architecture of DFlip_Flop is

begin

---ANother way of writing code for creating D_Flip_Flop in VHDL

process(Clk, Rst)
begin
if (Rst ='1') then
Q <= '0';
elsif(clk='1' and clk'event) then
Q <= D;
end if;
end process;

end ;

Explain why present VLSI circuits use MOSFETs instead of BJTs?

1095

---

Explain the Charge Sharing problem while sampling data from a Bus?

4657

---

Insights of a 4bit adder/Sub Circuit?

3293

---

What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

1244

---

What are the steps required to solve setup and hold violations in vlsi?

1030

---

Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)

1309

---

Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

3076

---

Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

1090

---

For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

1390

---

How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

1170

---

What does it mean “the channel is pinched off”?

1308

---

Explain the operation of a 6T-SRAM cell?

4469

---

what is verilog?

1055

---

Explain how Verilog is different to normal programming language?

1180

---

What are the Factors affecting Power Consumption on a chip?

1227

---